|
|
PDF CXD3204R Data sheet ( Hoja de datos )
| Número de pieza | CXD3204R | |
| Descripción | IEEE1394 LSI for D-STB/ D-VHS/ and DTV | |
| Fabricantes | Sony Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CXD3204R (archivo pdf) en la parte inferior de esta página. Total 2 Páginas | ||
|
No Preview Available !
CXD3204R
IEEE1394 LSI for D-STB, D-VHS, and DTV
Description
The CXD3204R is an LSI integrating Link Layer and
Physical Layer conforming to the IEEE1394-1995 serial
bus standard on a single chip.
Link Layer provides MPEG2 transport stream
dedicated input interface and output interface, IEC958
audio stream I/O interface and output interface for D/A
converter as a data interface fo isochronous
communication. Also, a maximum 512 bytes of
asynchronous communication is possible.
Physical Layer provides two poarts for 1394 cable
interface, and supports transfer speed of
200/100Mbit/s. Also, this layer provides received packet
data regeneration repeat function, arbitration function
and bus initialization logic.
This LSI utilizes Apple Computer’s Fire Wire
technology.
Feature Summary
Ì Conforms to IEEE1394-1995 serial bus standard
Ì Supports 100Mbps/200Mbps
Ì Link layer
x Supports DVB transport streams
x Supports IEC958 audio stream
x Built-in PID filter function
x 2-channel isochronous simultaneous
transmission/synchronous transmission and
reception
x Supports DMA (2-channel) transfer using host
bus
x Isochronous data inserted from asynchronous
data port
x Built-in cipher circuit conforming to DTCP format
x Large capacity FIFO
¥ Isochronous Transmit/Receive FIFO:
960 x 32-bit x 2
¥ Asynchronous Transmit FIFO: 132 x 33-bit
¥ Asynchronous Receive FIFO: 133 x 33-bit
x CIP header automatic attachment/detection
Ì Physical layer
x Live wire detection function when port is
connected to operation node
x Automatic shutdown function against stopport for
powersaving
x Bus initialization and arbitration state machine
logic
x Re-synchronization for reception data for local
clock
x Link-On packet recognition
x DS link encode/decode
x 196.603MHz PLL
176-pin LQFP (Plastic)
x Cable power reduction is detected with cable
power status
x Supports configuration manager cable and power
class definition pin.
x Independent 2-port TpBias
Application
Ì Digital interface for D-STB, D-VHS and DTV
Absolute Max. Ratings (TA = 25oC, VSS = 0V)
Ì Supply voltage
VDD VSS-0.5 ~ +4.6
V
Ì Input voltage
VI VSS-0.5 ~ VDD+0.5 V
Ì Output voltage
VO VSS-0.5 ~ VDD+0.5 V
Ì Operating temperature TOPR -20 ~ +75
oC
Ì Storage temperature TSTG -55 ~ +150
oC
Recommended Operating Conditions
Ì Supply voltage
VDD 3.0 ~ 3.6
Ì Operating temperature TOPR -20 ~ +75
V
oC
Revision 0.0 (5/22/99)
1
1 page | ||
| Páginas | Total 2 Páginas | |
| PDF Descargar | [ Datasheet CXD3204R.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CXD3204R | IEEE1394 LSI for D-STB/ D-VHS/ and DTV | Sony Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |