|
|
Número de pieza | CXD1852Q | |
Descripción | MPEG1 Decoder | |
Fabricantes | Sony Corporation | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de CXD1852Q (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! CXD1852Q
MPEG1 Decoder
For the availability of this product, please contact the sales office.
Description
The CXD1852Q is a single-chip MPEG1 decoder
with a built-in CD-ROM decoder which allows
decoding of MPEG1 system, video and audio layers.
A built-in CD-ROM decoder enables direct connection
with a CD-DSP. Combining this chip with a control
microcomputer and 4-Mbit DRAM, etc. allows
configuration of a MPEG1 decoding system for video
CD players, etc.
120 pin QFP (Plastic)
Features
• Supply voltage: 3.3 ± 0.3V
• Input and output voltages: LVTTL compatible
• 5V can be applied as the input voltage (excluding
some pins)
• Allows decoding of MPEG1 system, video and
audio layers
• Built-in CD-ROM decoder allows direct connection
with a CD-DSP
• CD-ROM decoded output can be transferred to
and stored in an external DRAM
• RGB and YCbCr video data output allowed
• Built-in video sync generator
• Audio data output can support various DAC
• Supports various special playback modes
• Video CD PAL high resolution still picture can be
decoded with a single 4-Mbit DRAM
• 8-bit parallel and 4-line serial host interfaces
• CD-DA through operation allowed
Structure
Silicon gate CMOS IC
Applications
Video CD players, MPEG1 decoder boards, etc.
Block Diagram
CD-DSP
I/F
CD-ROM
Decoder
MPEG
System
Decoder
To each circuit block
MPEG
Audio
Decoder
MPEG
Video
Decoder
Audio
I/F
Host
interface
DRAM
Controler
Video Postprocessor
&
Sync Generator
Video
I/F
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E96656-PS
1 page CXD1852Q
Pin No. Symbol
116 HRW
117 XHIRQ
118 XRST
25 BC
26 TCKI
27 TDI
28 TENA1
29 TDO
30 VST
I/O Description
I
R/W signal input when the host interface operates in parallel mode. Serial
clock input in serial mode.
O
Interrupt request signal output. This pin functions as an open drain, and
should therefore be pulled up.
I
Hardware reset signal input. All operation is initialized by setting this pin
low.
— Test. Leave open.
— Test. Leave open.
— Test. Leave open.
— Test. Leave open.
— Test. Leave open.
— Test. Connect to ground.
–5–
5 Page CXD1852Q
3-6. Interface for CD Signal Processing LSI
BCKFEDG = 0
BCKI
tBCKI
tBCKI
DATI
LRCI, C2PO
BCKFEDG = 1
BCKI
tSBC1
tHBC1
tHBC2
tBCKI
tBCKI
tSBC2
DATI
LRCI, C2PO
tSBC1
tHBC1
tHBC2
tSBC2
Item
BCKI frequency
BCKI pulse width
DATI setting time (for BCKI)
DATI hold time (for BCKI)
LRCI, C2PO setting time (for BCKI)
LRCI, C2PO hold time (for BCKI)
Symbol
fBCKI
tBCKI
tSBC1
tHBC1
tSBC2
tHBC2
Min.
87
20
20
20
20
Max.
5.7
—
—
—
—
—
Unit Remarks
MHz
ns
ns
ns
ns
ns
– 11 –
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet CXD1852Q.PDF ] |
Número de pieza | Descripción | Fabricantes |
CXD1852Q | MPEG1 Decoder | Sony Corporation |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |