|
|
PDF CY7C291A Data sheet ( Hoja de datos )
| Número de pieza | CY7C291A | |
| Descripción | 2K x 8 Reprogrammable PROM | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CY7C291A (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
CY7C291A
2K x 8 Reprogrammable PROM
Features
• Windowed for reprogrammability
• CMOS for optimum speed/power
• High speed
— 20 ns (Commercial)
— 35 ns (Military)
• Low power
— 660 mW (Commercial and Military)
• Low standby power
— 220 mW (Commercial and Military)
• EPROM technology 100% programmable
• Slim 300-mil or standard 600-mil packaging available
• 5V ±10% VCC, commercial and military
• TTL-compatible I/O
• Direct replacement for bipolar PROMs
• Capable of withstanding >2001V static discharge
Logic Block Diagram
A0
A1
A2 ROW
A3 ADDRESS
A4
A5
A6
ADDRESS
DECODER
A7
A8
A9
COLUMN
ADDRESS
A10
PROGRAM-
MABLE
ARRAY
MULTI-
PLEXER
POWER
DOWN
7C293A
CS1
CS2
CS3
Functional Description
The CY7C291A is a high-performance 2K-word by 8-bit
CMOS PROM. It is packaged in a 300-mil ceramic package
which may be equipped with an erasure window; when
exposed to UV light the PROM is erased and can then be
reprogrammed. The memory cells utilize proven EPROM
floating-gate technology and byte-wide intelligent
programming algorithms.
The CY7C291A is a plug-in replacement for bipolar devices
and offers the advantage of lower power, reprogrammability,
superior performance and programming yield. The EPROM
cell requires only 12.5V for the supervoltage and low current
requirements allow for gang programming. The EPROM cells
allow for each memory location to be tested 100%, as each
location is written into, erased, and repeatedly exercised prior
to encapsulation. Each PROM is also tested for AC perfor-
mance to guarantee that after customer programming the
product will meet DC and AC specification limits.
A read is accomplished by placing an active LOW signal on
CS1, and active HIGH signals on CS2 and CS3. The contents
of the memory location addressed by the address line
(A0−A10) will become available on the output lines (O0−O7).
Pin Configurations
O7
DIP
Top View
LCC/PLCC (Opaque Only)
Top View
O6
A7 1
24 VCC
A6 2
23 A8
O5
O4
O3
A5 3 7C291A 22 A9
A4 4
21 A10
A3 5
20 CS1
4 3 2 1 28 27 26
A4 5
25 A10
A3 6 7C291A
24 CS1
A2 6
A1 7
A0 8
19 CS2
18 CS3
17 O7
A2 7
A1 8
A0 9
NC 10
23 CS2
22 CS3
21 NC
20 O7
O0 9
O1 10
16 O6
15 O5
O0 11
19 O6
12 1314151617 18
O2
O2 11
14 O4
GND 12
13 O3
O1
O0 Window available
Cypress Semiconductor Corporation
Document #: 38-04011 Rev. *B
• 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Revised August 17, 2006
1 page  
CY7C291A
AC Test Loads and Waveforms[3]
5V
OUTPUT
R1250 Ω
5V
OUTPUT
R1250 Ω
30pF
INCLUDING
JIG AND
SCOPE
R2
167Ω
(a) Normal Load
5 pF
INCLUDING
JIG AND
SCOPE
R2
167Ω
(b) High Z Load
Equivalent to:
THÉVENIN EQUIVALENT
OUTPUT
100Ω
2.0V
VCC
SUPPLY
CURRENT
A0− A10
ADDRESS
CS2 − CS3
CS1
O0– O7
tPD
50%
tAA tHZCS
3.0V
GND
< 5 ns
ALL INPUT PULSES
90%
10%
90%
10%
< 5 ns
tPU
50%
tACS
Switching Characteristics Over the Operating Range[2, 3]
7C291A-20 7C291A-25
Parameter
tAA
tHZCS1
tACS1
tHZCS2
tACS2
tPU
tPD
Description
Address to Output Valid
Chip Select Inactive to High Z
Chip Select Active to Output Valid
Chip Select Inactive to High Z
Chip Select Active to Output Valid
Chip Select Active to Power-Up
Chip Select Inactive to Power-Down
Min.
0
Max.
20
15
15
22
22
22
Min.
0
Max.
25
15
15
27
27
27
7C291A-35
7C291AL-35
Min. Max.
35
20
20
35
35
0
35
7C291A-50
Min.
0
Max.
50
20
20
45
45
45
Unit
ns
ns
ns
ns
ns
ns
ns
Document #: 38-04011 Rev. *B
Page 5 of 13
5 Page 
Package Diagrams (continued)
Figure 5. 24 Lead (300 Mil) SOIC - S13
CY7C291A
12
13
0.050[1.270]
TYP.
PIN 1 ID
1
NOTE :
1. JEDEC STD REF MO-119
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH,BUT
DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE.
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
3. DIMENSIONS IN INCHES
0.291[7.391]
0.300[7.620]
4. PACKAGE WEIGHT 0.65gms
0.394[10.007]
0.419[10.642]
*
MIN.
MAX.
24
0.026[0.660]
0.032[0.812]
PART #
S24.3 STANDARD PKG.
SZ24.3 LEAD FREE PKG.
0.597[15.163]
0.615[15.621]
SEATING PLANE
0.013[0.330]
0.019[0.482]
0.092[2.336]
0.105[2.667]
*
0.004[0.101]
0.0118[0.299]
0.004[0.101]
0.015[0.381]
0.050[1.270]
0.0091[0.231]
0.0125[0.317]
51-85025-*C
*
Document #: 38-04011 Rev. *B
Page 11 of 13
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet CY7C291A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CY7C291 | 2048 x 8 PROM | Cypress Semiconductor |
| CY7C291A | 2K x 8 Reprogrammable PROM | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |