DataSheet.es    


PDF ADG658 Data sheet ( Hoja de datos )

Número de pieza ADG658
Descripción CMOS 4- and 8-Channel Analog Multiplexers
Fabricantes Analog Devices 
Logotipo Analog Devices Logotipo



Hay una vista previa y un enlace de descarga de ADG658 (archivo pdf) en la parte inferior de esta página.


Total 20 Páginas

No Preview Available ! ADG658 Hoja de datos, Descripción, Manual

Data Sheet
+3 V/+5 V/±5 V CMOS 4- and 8-Channel
Analog Multiplexers
ADG658/ADG659
FEATURES
±2 V to ±6 V dual supply
2 V to 12 V single supply
Automotive temperature range −40°C to +125°C
<0.1 nA leakage currents
45 Ω on resistance over full signal range
Rail-to-rail switching operation
Single 8-to-1 multiplexer ADG658
Differential 4-to-1 multiplexer ADG659
16-lead LFCSP/TSSOP/QSOP packages
Typical power consumption <0.1 µW
TTL/CMOS compatible inputs
Package upgrades to 74HC4051/74HC4052 and
MAX4051/MAX4052/MAX4581/MAX4582
APPLICATIONS
Automotive applications
Automatic test equipment
Data acquisition systems
Battery-powered systems
Communication systems
Audio and video signal routing
Relay replacement
Sample-and-hold systems
Industrial control systems
GENERAL DESCRIPTION
The ADG658 and ADG659 are low voltage, CMOS analog
multiplexers comprised of eight single channels and four
differential channels, respectively. The ADG658 switches one of
eight inputs (S1–S8) to a common output, D, as determined by
the 3-bit binary address lines A0, A1, and A2. The ADG659
switches one of four differential inputs to a common differential
output, as determined by the 2-bit binary address lines A0 and
A1. An EN input on both devices is used to enable or disable
the device. When disabled, all channels are switched off.
These parts are designed on an enhanced process that provides
lower power dissipation yet gives high switching speeds. These parts
can operate equally well as either multiplexers or demultiplexers
and have an input range that extends to the supplies. All
channels exhibit break-before-make switching action, preventing
momentary shorting when switching channels. All digital inputs
have 0.8 V to 2.4 V logic thresholds, ensuring TTL/CMOS logic
compatibility when using single +5 V or dual ±5 V supplies.
FUNCTIONAL BLOCK DIAGRAM
ADG658
ADG659
S1 S1A
DA
S4A
D
S1B
DB
S8 S4B
1 OF 8
DECODER
1 OF 4
DECODER
A0 A1 A2 EN
A0 A1
SWITCHES SHOWN FOR A LOGIC 1 INPUT
EN
Figure 1.
The ADG658 and ADG659 are available in 16-lead TSSOP/
QSOP packages and 16-lead 4 mm × 4 mm LFCSP packages.
PRODUCT HIGHLIGHTS
1. Single- and dual-supply operation. The ADG658 and
ADG659 offer high performance and are fully specified
and guaranteed with ±5 V, +5 V, and +3 V supply rails.
2. Automotive temperature range −40°C to +125°C.
3. Low power consumption, typically <0.1 µW.
4. 16-lead 4 mm × 4 mm LFCSP packages, 16-lead TSSOP
package and 16-lead QSOP package.
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for itsuse,nor foranyinfringementsofpatentsor other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2004–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com

1 page




ADG658 pdf
Data Sheet
ADG658/ADG659
5 V SINGLE SUPPLY
VDD = 5 V ± 10%, VSS = 0 V, GND = 0 V, unless otherwise noted.
Table 2.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (RON)
On Resistance Match between
Channels (∆RON)
On Resistance Flatness (RFLAT(ON))
LEAKAGE CURRENTS
Source OFF Leakage IS (OFF)
Drain OFF Leakage ID (OFF)
ADG658
ADG659
Channel ON Leakage ID, IS (ON)
ADG658
ADG659
DIGITAL INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current
IINL or IINH
CIN, Digital Input Capacitance
DYNAMIC CHARACTERISTICS1
tTRANSITION
tON (EN)
tOFF (EN)
Break-Before-Make Time Delay, tBBM
Charge Injection
Off Isolation
Channel-to-Channel Crosstalk
(ADG659)
−3 dB Bandwidth
ADG658
ADG659
CS (OFF)
CD (OFF)
ADG658
ADG659
+25°C
85
150
4.5
8
13
±0.005
±0.2
±0.005
±0.2
±0.1
±0.005
±0.2
±0.1
0.005
2
120
200
120
190
35
50
100
0.5
1
−90
−90
180
330
5
29
15
B Version
−40°C
to +85°C
Y Version
−40°C
to +125°C
0 to VDD
160 200
9 10
14 16
±5
±5
±2.5
±5
±2.5
2.4
0.8
±1
270 300
245 280
60 70
10
Unit
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
nA typ
nA max
nA typ
nA max
nA max
nA typ
nA max
nA max
V min
V max
µA typ
µA max
pF typ
ns typ
ns max
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
pC max
dB typ
dB typ
MHz typ
MHz typ
pF typ
pF typ
pF typ
Test Conditions/Comments
VDD = 4.5 V, VSS = 0 V
VS = 0 V to 4.5 V, IS = 1 mA; see Figure 21
VS = 3.5 V, IS = 1 mA
VDD = 5 V, VSS = 0 V, VS = 1.5 V to 4 V, IS = 1 mA
VDD = 5.5 V
VS = 1 V/4.5 V, VD = 4.5 V/1 V; see Figure 22
VS = 1 V/4.5 V, VD = 4.5 V/1 V; see Figure 23
VS = VD = 1 V or 4.5 V, see Figure 24
VIN = VINL or VINH
RL = 300 Ω, CL = 35 pF
VS = 3 V; see Figure 25
RL = 300 Ω, CL = 35 pF
VS = 3 V; see Figure 27
RL = 300 Ω, CL = 35 pF
VS = 3 V; see Figure 27
RL = 300 Ω, CL = 35 pF
VS1 = VS2 = 3 V; see Figure 26
VS = 2.5 V, RS = 0 Ω, CL = 1 nF; see Figure 28
RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 29
RL = 50 Ω, CL = 5 pF; f = 1 MHz; see Figure 31
RL = 50 Ω, CL = 5 pF; see Figure 30
f = 1 MHz
f = 1 MHz
f = 1 MHz
Rev. C | Page 5 of 20

5 Page





ADG658 arduino
Data Sheet
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
S5 1
S7 2
16 VDD
15 S3
D3
14 S2
ADG658
S8 4 TOP VIEW 13 S1
S6 5 (Not to Scale) 12 S4
EN 6
11 A0
VSS 7
GND 8
10 A1
9 A2
S1B 1
S3B 2
16 VDD
15 S3A
DB
S4B
S2B
3 14 S2A
ADG659
4 TOP VIEW 13 DA
5 (Not to Scale) 12 S1A
EN 6
11 S4A
VSS 7
GND 8
10 A0
9 A1
Figure 2. 16-Lead TSSOP/QSOP Pin Configuration
ADG658/ADG659
16 15 14 13
16 15 14 13
D1
S8 2
S6 3
EN 4
ADG658
TOP VIEW
(Not to Scale)
12 S2
11 S1
10 S4
9 A0
DB 1
S4B 2
S2B 3
EN 4
ADG659
TOP VIEW
(Not to Scale)
12 S2A
11 DA
10 S1A
9 S4A
56 78
56 78
EXPOSED PAD FLOATING
Figure 3. 16-Lead, 4 mm × 4 mm LFCSP Pin Configuration
Table 7. Pin Function Descriptions
Parameter
Description
VDD Most Positive Power Supply Potential.
VSS Most Negative Power Supply Potential.
IDD Positive Supply Current.
ISS Negative Supply Current.
GND Ground (0 V) Reference.
S Source Terminal. May be an input or output.
D Drain Terminal. May be an input or output.
AX Logic Control Input.
EN Active Low Digital Input. When high, device is disabled and all switches are OFF. When low, AX logic inputs determine
ON switch.
EPAD (LFCSP Only) The exposed pad should be left floating.
Rev. C | Page 11 of 20

11 Page







PáginasTotal 20 Páginas
PDF Descargar[ Datasheet ADG658.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
ADG658CMOS 4- and 8-Channel Analog MultiplexersAnalog Devices
Analog Devices
ADG659CMOS 4- and 8-Channel Analog MultiplexersAnalog Devices
Analog Devices

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar