Datenblatt-pdf.com


ADC12D040 Schematic ( PDF Datasheet ) - National Semiconductor

Teilenummer ADC12D040
Beschreibung Dual 12-Bit/ 40 MSPS/ 600 mW A/D Converter with Internal/External Reference and Sample-and-Hold
Hersteller National Semiconductor
Logo National Semiconductor Logo 




Gesamt 22 Seiten
ADC12D040 Datasheet, Funktion
December 2002
ADC12D040
Dual 12-Bit, 40 MSPS, 600 mW A/D Converter with
Internal/External Reference and Sample-and-Hold
General Description
The ADC12D040 is a dual, low power monolithic CMOS
analog-to-digital converter capable of converting analog in-
put signals into 12-bit digital words at 40 Megasamples per
second (MSPS), minimum. This converter uses a differential,
pipelined architecture with digital error correction and an
on-chip sample-and-hold circuit to minimize die size and
power consumption while providing excellent dynamic per-
formance. Operating on a single 5V power supply, the
ADC12D040 achieves 10.9 effective bits at 10 MHz input
and consumes just 600 mW at 40 MSPS, including the
reference current. The Power Down feature reduces power
consumption to 75 mW.
The differential inputs provide a full scale input swing equal
to VREF with the possibility of a single-ended input. Full use
of the differential input is recommended for optimum perfor-
mance. For ease of use, the buffered, high impedance,
single-ended reference input is converted on-chip to a differ-
ential reference for use by the processing circuitry. The
digital outputs for the two ADCs are available on separate
12-bit buses with an output data format choice of offset
binary or 2’s complement.
For ease of interface, the digital output driver power pins of
the ADC12D040 can be connected to a separate supply
voltage in the range of 2.5V to the digital supply voltage,
making the outputs compatible with low voltage systems.
When not converting, power consumption can be reduced by
pulling the PD pin high, placing the converter into the power-
down state where it typically consumes just 75 mW. The
ADC12D040’s speed, resolution and single supply operation
make it well suited for a variety of applications.
This device is available in the 64-lead TQFP package and
will operate over the industrial temperature range of −40˚C to
+85˚C.
Features
n Binary/2’s comp output format
n Single supply operation
n Internal sample-and-hold
n Outputs 2.5V to 5V compatible
n TTL/CMOS compatible input/outputs
n Low power consumption
n Power down mode
n On-chip reference buffer
n Internal/External 2V reference
Key Specifications
n Resolution
n Conversion Rate
n DNL
n INL
n SNR (fIN = 10MHz)
n ENOB (fIN = 10MHz)
n THD (fIN = 10 MHz)
n SFDR (fIN = 10 MHz)
n Data Latency
n Supply Voltage
n Power Consumption, Operating
n Power Down
n Crosstalk
Applications
n Ultrasound and Imaging
n Instrumentation
n Communications Receivers
n Sonar/Radar
n xDSL
n Cable Modems
n DSP Front Ends
12 Bits
40 MSPS(min)
±0.4 LSB(typ)
±0.7 LSB(typ)
68 dB(typ)
10.9 bits(typ)
−78 dB (typ)
80 dB (typ)
6 Clock Cycles
+5V ±5%
600 mW(typ)
75 mW(typ)
80 dB(typ)
© 2002 National Semiconductor Corporation DS200460
www.national.com






ADC12D040 Datasheet, Funktion
Absolute Maximum Ratings (Notes 1,
2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
VA, VD, VDR
VDR
|VA–VD|
Voltage on Any Input or Output Pin
Input Current at Any Pin (Note 3)
Package Input Current (Note 3)
Package Dissipation at TA = 25˚C
ESD Susceptibility
Human Body Model (Note 5)
6.5V
VD + 0.3V
100 mV
−0.3V to VA or VD
+0.3V
±25 mA
±50 mA
See (Note 4)
2500V
Machine Model (Note 5)
Soldering Temperature,
Infrared, 10 sec. (Note 6)
Storage Temperature
250V
235˚C
−65˚C to +150˚C
Operating Ratings (Notes 1, 2)
Operating Temperature
Supply Voltage (VA, VD)
Output Driver Supply (VDR)
VREF Input
CLK, PD, OE
Analog Input Pins
|AGND–DGND|
−40˚C TA +85˚C
+4.75V to +5.25V
+2.35V to VD
1.0V to 2.2V
−0.05V to VD + 0.05V
−0V to (VA − 0.5V)
100mV
Converter Electrical Characteristics
Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V, VA = VD = +5V, VDR =
+3.0V, PD = 0V, INT/EXT = VD, VREF = +2.0V, OEA, OEB = 0V, fCLK = 40 MHz, tr = tf = 3 ns, CL = 20 pF/pin. Boldface lim-
its apply for TA = TJ = TMIN to TMAX: all other limits TA = TJ = 25˚C (Notes 7, 8, 9)
Symbol
Parameter
Conditions
Typical Limits
(Note 10) (Note 10)
Units
(Limits)
STATIC CONVERTER CHARACTERISTICS
Resolution with No Missing Codes
12 Bits(min)
INL Integral Non Linearity (Note 11)
±0.7
±2.0
LSB(max)
DNL
Differential Non Linearity
±0.4
±1.0
LSB(max)
GE Gain Error
Positive Error
Negative Error
0.51
0.68
+2.8/−1.9
+4/−2.7
%FS
%FS
Offset Error (VIN+ = VIN−)
Under Range Output Code
−0.1
±1.2
%FS(max)
00
Over Range Output Code
4095
4095
DYNAMIC CONVERTER CHARACTERISTICS
FPBW Full Power Bandwidth
0 dBFS Input, Output at −3 dB
100
MHz
SNR
Signal-to-Noise Ratio
SINAD Signal-to-Noise and Distortion
ENOB Effective Number of Bits
THD
Total Hamonic Distortion
H2 Second Harmonic
H3 Third Harmonic
SFDR Spurious Free Dynamic Range
IMD Intermodulation Distortion
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 1 MHz, VIN = −0.5 dBFS
fIN = 10 MHz, VIN = −0.5 dBFS
fIN = 9.6 MHz and 10.2 MHz,
each = −6.0 dBFS
69
68
69
68
11.1
10.9
−80
−78
−84
−80
−84
−82
84
80
−80
66.5
65.6
10.6
−69
−73
−69.5
69.5
dB
dB(min)
dB
dB(min)
Bits
Bits(min)
dB
dB(max)
dB
dB(max)
dB
dB(max)
dB
dB(min)
dBFS
INTER-CHANNEL CHARACTERISTICS
Channel — Channel Offset Match
±0.02
%FS
www.national.com
6

6 Page









ADC12D040 pdf, datenblatt
Typical Performance Characteristics VA = VD = 5V, VDR = 3V, fCLK = 40 MHz, fIN = 10 MHz un-
less otherwise stated
Spectral Response @ Fin = 9.95 MHz, FCLK = 40 MHz
IMD Response Fin = 9.6 MHz, 10.2 MHz, FCLK = 40 MHz
20046055
Crosstalk Response Fin = 9.95 MHz, FCROSSTALK = 15
MHz, FCLK = 40 MHz
DNL
20046056
INL
20046057
20046036
INL & DNL vs Supply Voltage
www.national.com
20046037
12
20046038

12 Page





SeitenGesamt 22 Seiten
PDF Download[ ADC12D040 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADC12D040Dual 12-Bit/ 40 MSPS/ 600 mW A/D Converter with Internal/External Reference and Sample-and-HoldNational Semiconductor
National Semiconductor
ADC12D040ADC12D040 Dual 12-Bit 40 MSPS 600 mW A/D Converter w/ Internal/Extrnal Ref (Rev. E)Texas Instruments
Texas Instruments
ADC12D040CIVSDual 12-Bit/ 40 MSPS/ 600 mW A/D Converter with Internal/External Reference and Sample-and-HoldNational Semiconductor
National Semiconductor
ADC12D040CIVSXDual 12-Bit/ 40 MSPS/ 600 mW A/D Converter with Internal/External Reference and Sample-and-HoldNational Semiconductor
National Semiconductor
ADC12D040EVALDual 12-Bit/ 40 MSPS/ 600 mW A/D Converter with Internal/External Reference and Sample-and-HoldNational Semiconductor
National Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche