Datenblatt-pdf.com


A3949SLP-T Schematic ( PDF Datasheet ) - Allegro MicroSystems

Teilenummer A3949SLP-T
Beschreibung DMOS Full-Bridge Motor Driver
Hersteller Allegro MicroSystems
Logo Allegro MicroSystems Logo 




Gesamt 7 Seiten
A3949SLP-T Datasheet, Funktion
A3949
DMOS Full-Bridge Motor Driver
Features and Benefits
Single supply operation
Very small outline package
Low RDS(ON) outputs
Sleep function
Internal UVLO
Crossover current protection
Thermal shutdown protection
Packages:
Package LB, 16-pin SOIC
with internally fused pins
Description
Designed for PWM (pulse width modulated) control of DC
motors, the A3949 is capable of peak output currents to ±2.8 A
and operating voltages to 36 V.
PHASE and ENABLE input terminals are provided for use
in controlling the speed and direction of a DC motor with
externally applied PWM control signals. Internal synchronous
rectification control circuitry is provided to reduce power
dissipation during PWM operation.
Internal circuit protection includes thermal shutdown with
hysteresis, undervoltage monitoring of VBB and VCP , and
crossover current protection.
TheA3949 is supplied in a power package, a 16-pin plastic SOIC
with a copper batwing tab (part number suffix LB).The packages
are lead (Pb) free, with 100% matte tin leadframes.
Not to scale
Functional Block Diagram
.22 μF
25 V
VREG
0.1 μF
CP1
CP2
MODE
PHASE
ENABLE
SLEEP
Low Side
Gate Supply
OSC
Charge
Pump
Control
Logic
DMOS Full Bridge
VCP
VBB
0.1 μF
Load
Supply
0.1 μF
100 μF
OUTA
OUTB
SENSE
GND
GND
29319.47i






A3949SLP-T Datasheet, Funktion
A3949
DMOS Full-Bridge Motor Driver
LB Package
N/C
MODE
PHASE
GND
SLEEP
ENABLE
OUTA
SENSE
1
2
3
4
5
6
7
8
16 N/C
15 VREG
14 VCP
13 GND
12 CP2
11 CP1
10 OUTB
9 VBB
Name
N/C
MODE
PHASE
GND
SLEEP
ENABLE
OUTA
SENSE
VBB
OUTB
CP1
CP2
GND
VCP
VREG
N/C
Description
Not used
Logic input
Logic input for direction control
Ground
Logic input
Logic input
Output A for full bridge
Power return
Load supply voltage
Output B for full bridge
Charge pump capacitor
Charge pump capacitor
Ground
Reservoir capacitor
Low side gate supply decoupler
Not used
*These pins are internally connected.
Number
1
2
3
4*
5
6
7
8
9
10
11
12
13*
14
15
16
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
6

6 Page







SeitenGesamt 7 Seiten
PDF Download[ A3949SLP-T Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
A3949SLP-TDMOS Full-Bridge Motor DriverAllegro MicroSystems
Allegro MicroSystems

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche