Datenblatt-pdf.com


A67L8316E-6 Schematic ( PDF Datasheet ) - AMIC Technology

Teilenummer A67L8316E-6
Beschreibung 256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAM
Hersteller AMIC Technology
Logo AMIC Technology Logo 




Gesamt 19 Seiten
A67L8316E-6 Datasheet, Funktion
A67L8316/A67L8318/
A67L7332/A67L7336 Series
Preliminary
256K X 16/18, 128K X 32/36
LVTTL, Pipelined DBATM SRAM
Document Title
256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
Revision History
Rev. No.
0.0
0.1
History
Initial issue
Change fast access time from 4.0/4.2/4.5/5.0 ns to
4.5/5.0/6.0 ns
Issue Date
March 11, 1999
December 29, 1999
Remark
Preliminary
PRELIMINARY (December, 1999, Version 0.1)
DBA and Direct Bus Alternation are trademarks of AMIC Technology, Inc
AMIC Technology, Inc.






A67L8316E-6 Datasheet, Funktion
A67L8316/A67L8318/
A67L7332/A67L7336 Series
Pin Description
Pin No.
LQFP (X16/X18) LQFP (X32/X36)
37
36
35,34,33,32,
100,99,82,81,
44,45,46,47,
48,49,50
80
37
36
35,34,33,32,
100,99,82,81,
44,45,46,47,
48,49,50
93 (BW1)
94 (BW2 )
93 (BW1)
94 (BW2 )
95 (BW3 )
96 (BW4 )
89 89
98 98
92 92
97 97
86 86
85 85
Symbol
A0
A1
A2 - A16
A17
BW1
BW2
BW3
BW4
CLK
CE
CE2
CE2
OE
ADV/ LD
Description
Synchronous Address Inputs : These inputs are registered
and must meet the setup and hold times around the rising
edge of CLK. Pins 83 and 84 are reserved as address bits
for higher-density 9Mb and 18Mb DBA SRAMs, respectively.
A0 and A1 are the two lest significant bits (LSB) of the
address field and set the internal burst counter if burst is
desired.
Synchronous Byte Write Enables : These active low inputs
allow individual bytes to be written when a WRITE cycle is
active and must meet the setup and hold times around the
rising edge of CLK. BYTE WRITEs need to be asserted on
the same cycle as the address, BWs are associated with
addresses and apply to subsequent data. BW1 controls I/Oa
pins; BW2 controls I/Ob pins; BW3 controls I/Oc pins;
BW4 controls I/Od pins.
Clock: This signal registers the address, data, chip enables,
byte write enables and burst control inputs on its rising
edge. All synchronous inputs must meet setup and hold
times around the clock are rising edge.
Synchronous Chip Enable : This active low input is used to
enable the device. This input is sampled only when a new
external address is loaded (ADV/LD LOW).
Synchronous Chip Enable : This active low input is used to
enable the device and is sampled only when a new external
address is loaded (ADV/LD LOW). This input can be used
for memory depth expansion.
Synchronous Chip Enable : This active high input is used to
enable the device and is sampled only when a new external
address is loaded (ADV/LD LOW). This input can be used
for memory depth expansion.
Output Enable : This active low asynchronous input enables
the data I/O output drivers.
Synchronous Address Advance/Load : When HIGH, this
input is used to advance the internal burst counter,
controlling burst access after the external address is loaded.
When HIGH, R/ W is ignored. A LOW on this pin permits a
new address to be loaded at CLK rising edge.
PRELIMINARY (December, 1999, Version 0.1)
5
AMIC Technology, Inc.

6 Page









A67L8316E-6 pdf, datenblatt
A67L8316/A67L8318/
A67L7332/A67L7336 Series
ICC Operating Condition and Maximum Limits
Symbol
Parameter
Max.
Unit
-4.5 -5
-6
Conditions
Device selected; All inputs VIL
ICC Power Supply Current : Operating 300 250 230 mA or VIH; Cycle time tKC (MIN);
VCC = MAX; Outputs open
ICC1 Power Supply Current : Idle
12 10
Device selected; VCC = MAX;
8
mA
CEN VIH;
All inputs VSS+0.2 or VCC-0.2;
Cycle time tKC (MIN)
ISB2 CMOS Standby
Device deselected; VCC = MAX;
10 10 10 mA All inputs VSS+0.2 or VCC-0.2;
All inputs static; CLK frequency=0
ISB3 TTL Standby
Device deselected; VCC = MAX;
25 25 25 mA
All inputs VIL; or VIH;
All inputs static; CLK frequency=0
ISB4 Clock Running
Device deselected; VCC = MAX;
65 60 60 mA All inputs VSS+0.2 or VCC-0.2;
Cycle time tKC (MIN)
ISB2Z SLEEP Mode
10 10 10 mA
ZZ VIH
PRELIMINARY (December, 1999, Version 0.1)
11
AMIC Technology, Inc.

12 Page





SeitenGesamt 19 Seiten
PDF Download[ A67L8316E-6 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
A67L8316E-45256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAMAMIC Technology
AMIC Technology
A67L8316E-5256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAMAMIC Technology
AMIC Technology
A67L8316E-6256K X 16/18/ 128K X 32/36 LVTTL/ Pipelined DBA SRAMAMIC Technology
AMIC Technology

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche