Datenblatt-pdf.com


ACT-F1288N-070F6I Schematic ( PDF Datasheet ) - Aeroflex Circuit Technology

Teilenummer ACT-F1288N-070F6I
Beschreibung ACT-F128K8 High Speed 1 Megabit Monolithic FLASH
Hersteller Aeroflex Circuit Technology
Logo Aeroflex Circuit Technology Logo 




Gesamt 21 Seiten
ACT-F1288N-070F6I Datasheet, Funktion
ACT–F128K8 High Speed
1 Megabit Monolithic FLASH
Features
CIRCUIT TECHNOLOGY
www.aeroflex.com
s Low Power Monolithic 128K x 8 FLASH
s Industry Standard Pinouts
s TTL Compatible Inputs and CMOS Outputs s Packaging – Hermetic Ceramic
s Access Times of 60, 70, 90, 120 and 150ns
s +5V Programing, +5V Supply
s 100,000 Erase / Program Cycles
s Low Standby Current
q 32 Lead, 1.6" x .6" x .20" Dual-in-line Package (DIP),
Aeroflex code# "P4"
q 32 Lead, .82" x .41" x .125" Ceramic Flat Package
(FP), Aeroflex code# "F6"
q 32 Lead, .82" x .41" x .132" Ceramic Flat Package
(FP Lead Formed), Aeroflex code# "F7"
s Page Program Operation and Internal
Program Control Time
s Supports Full Chip Erase
s Sector Architecture
q 8 Equal size sectors of 16K bytes each
q Any Combination of Sectors can be erased with one
command sequence.
s Embedded Erase and Program Algorithms s Commercial, Industrial and Military
s Supports Full Chip Erase
Temperature Ranges
s
MIL-PRF-38534 Compliant Circuits Available
s
DESC SMD Pending
5962-96690 (P4,F6,F7)
Block Diagram – DIP (P4) & Flat Packages (F6,F7)
WE
OE
A0 – A16
CE
Vss
512Kx8
Vcc
8
I/O0-7
Pin Description
I/O0-7
Data I/O
A0–16 Address Inputs
WE Write Enable
CE Chip Enable
OE Output Enable
VCC Power Supply
VSS Ground
NC Not Connected
General Description
The ACT–F128K8 is a high
speed, 1 megabit CMOS
monolithic Flash module
designed for full temperature
range military, space, or high
reliability applications.
This device is input TTL and
output CMOS compatible. The
command register is written by
bringing write enable (WE) and
chip enable (CE) to a logic low
level and output enable (OE) to a
logic high level. Reading is
accomplished when WE is high
and CE, OE are both low, see
Figure 9. Access time grades of
60ns, 70ns, 90ns, 120ns and
150ns maximum are standard.
The ACT–F128K8 is
available in a choice of
eroflex Circuit Technology - Advanced Multichip Modules © SCD1676 REV A 5/6/98






ACT-F1288N-070F6I Datasheet, Funktion
Table 3 — Commands Definitions
Command
Sequence
Bus
Write First Bus Write Second Bus Write Third Bus Write
Cycle
Cycle
Cycle
Cycle
Fourth Bus
Read/Write
Cycle
Req’d Addr Data Addr Data Addr Data Addr Data
Read/Reset
4 5555H AAH 2AAAH 55H 5555H F0H
RA
RD
Byte Program
6 5555H AAH 2AAAH 55H 5555H A0H
PA
PD
Chip Erase
6 5555H AAH 2AAAH 55H 5555H 80H 5555H AAH
Sector Erase
6 5555H AAH 2AAAH 55H 5555H 80H 5555H AAH
NOTES:
1. Address bit A15 = X = Don't Care. Write Sequences may be initiated with A15 in either state.
2. Address bit A16 = X = Don't Care for all address commands except for Program Address (PA) and Sector Address (SA).
3. RA = Address of the memory location to be read
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
SA = Address of the sector to be erased. The combination of A16, A15, A14 will uniquely select any sector.
4. RD = Data read from location RA during read Operation.
PD = Data to be programmed at location PA. Data is latched on the rising edge of WE.
Fifth Bus Write Sixth Bus Write
Cycle
Cycle
Addr Data Addr Data
2AAAH 55H 5555H 10H
2AAAH 55H SA 30H
BYTE PROGRAMING
The device is programmed on a byte-byte basis.
Programming is a four bus cycle operation. There are
two "unlock" write cycles. These are followed by the
program set-up command and data write cycles.
Addresses are latched on the falling edge of CE or WE,
whichever occurs later, while the data is latched on the
rising edge of CE or WE whichever occurs first. The
rising edge of CE or WE (whichever happens first)
begins programming using the Embedded Program
Algorithm. Upon executing the program algorithm
command sequence the system is not required to
provide further controls or timings. The device will
automatically provide adequate internally generated
program pulses and verify the programmed cell.
The automatic programming operation is completed
when the data on D7 (also used as Data Polling) is
equivalent to data written to this bit at which time the
device returns to the read mode and addresses are no
longer latched. Therefore, the device requires that a
valid address be supplied by the system at this particular
instance of time for Data Polling operations. Data Polling
must be performed at the memory location which is
being programmed.
Any commands written to the chip during the Embedded
Program Algorithm will be ignored.
Programming is allowed in any sequence and across
sector boundaries. Beware that a data "0" cannot be
programmed back to a “1". Attempting to do so may
cause the device to exceed programming time limits (D5
= 1) or result in an apparent success, according to the
data polling algorithm, but a read from reset/read mode
will show that the data is still “0". Only erase operations
can convert “0"s to “1"s.
Figure 3 illustrates the programming algorithm using
typical command strings and bus operations.
CHIP ERASE
Chip erase is a six bus cycle operation. There are two
'unlock' write cycles. These are followed by writing the
“set-up” command. Two more “unlock” write cycles are
then followed by the chip erase command.
Chip erase does not require the user to program the
device prior to erase. Upon executing the Embedded
Erase Algorithm command sequence (Figure 4) the
device will automatically program and verify the entire
memory for an all zero data pattem prior to electrical
erase. The erase is performed concurrently on all
sectors at the same time . The system is not required to
provide any controls or timings during these operations.
Note: Post Erase data state is all "1"s.
The automatic erase begins on the rising edge of the last
WE pulse in the command sequence and terminates
when the data on D7 is "1" (see Write Operation Status
section - Table 3) at which time the device retums to read
mode. See Figures 4 and 9.
SECTOR ERASE
Sector erase is a six bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"setup" command. Two more "unlock" write cycles are
then followed by the sector erase command. The sector
address (any address location within the desired sector)
is latched on the falling edge of WE, while the command
(30H) is latched on the rising edge of WE. After a
time-out of 80µs from the rising edge of the last sector
erase command, the sector erase operation will begin.
Multiple sectors may be erased concurrently by writing
the six bus cycle operations as described above. This
sequence is followed with writes of the sector erase
command to addresses in other sectors desired to be
concurrently erased. The time between writes must be
less than 80µs otherwise that command will not be
accepted and erasure will start. It is recommended that
processor interrupts be disabled during this time to
guarantee this condition. The interrupts can be
re-enabled after the last Sector Erase command is
written. A time-out of 80µs from the rising edge of the
last WE will initiate the execution of the Sector Erase
command(s). If another falling edge of the WE occurs
within the 80µs time-out window the timer is reset.
(Monitor D3 to determine if the sector erase timer
window is still open, see section D3, Sector Erase
Timer.) Any commarid other than Sector Erase during
this period will reset the device to read mode, ignoring
the previous command string. In that case, restart the
erase on those sectors and allow them to complete.
Aeroflex Circuit Technology
6 SCD1676 REV A 5/6/98 Plainview NY (516) 694-6700

6 Page









ACT-F1288N-070F6I pdf, datenblatt
Figure 5
Toggle Bit Algorithm
Start
Read Byte
D0-D7
Address = VA
VA = Byte Address for Programming
= Any of the Sector Addresses
within the sector being erased
during sector erase operation
= XXXXH during Chip Erase
D6 = Toggle No
?
Yes
No
D5 = 1
?
Yes
Read Byte
D0-D7
Address = VA
D6 =
Toggle?
(Note 1)
No
Yes
Fail
Pass
Figure 6
Data Polling Algorithm
Start
Read Byte
D0-D7
Address = VA
VA = Byte Address for Programming
= Any of the Sector Addresses
within the sector being erased
during sector erase operation
= XXXXH during Chip Erase
D7 = Data
?
Yes
No
No
D5 = 1
?
Yes
Read Byte
D0-D7
Address = VA
D7 =
Toggle?
(Note 1)
No
Fail
Yes
Pass
Note 1. D6 is rechecked even if D5 = "1" because D6 may stop toggling at
the same time as D5 changes to "1".
Note 1. D7 is rechecked even if D5 = "1" because D7 may change
simultaneously with D5.
Aeroflex Circuit Technology
12 SCD1676 REV A 5/6/98 Plainview NY (516) 694-6700

12 Page





SeitenGesamt 21 Seiten
PDF Download[ ACT-F1288N-070F6I Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ACT-F1288N-070F6CACT-F128K8 High Speed 1 Megabit Monolithic FLASHAeroflex Circuit Technology
Aeroflex Circuit Technology
ACT-F1288N-070F6IACT-F128K8 High Speed 1 Megabit Monolithic FLASHAeroflex Circuit Technology
Aeroflex Circuit Technology
ACT-F1288N-070F6MACT-F128K8 High Speed 1 Megabit Monolithic FLASHAeroflex Circuit Technology
Aeroflex Circuit Technology
ACT-F1288N-070F6QACT-F128K8 High Speed 1 Megabit Monolithic FLASHAeroflex Circuit Technology
Aeroflex Circuit Technology
ACT-F1288N-070F6TACT-F128K8 High Speed 1 Megabit Monolithic FLASHAeroflex Circuit Technology
Aeroflex Circuit Technology

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche