Datenblatt-pdf.com


AD571 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD571
Beschreibung 10-Bit A/D Converter
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 8 Seiten
AD571 Datasheet, Funktion
a
10-Bit A/D Converter
AD571*
FEATURES
Complete A/D Converter with Reference and Clock
Fast Successive Approximation Conversion: 40 s max
No Missing Codes Over Temperature
0؇C to +70؇C: AD571K
–55؇C to +125؇C: AD571S
Digital Multiplexing: Three-State Outputs
18-Pin Ceramic DIP
Low Cost Monolithic Construction
PRODUCT DESCRIPTION
The AD571 is an 10-bit successive approximation A/D con-
verter consisting of a DAC, voltage reference, clock, compara-
tor, successive approximation register and output buffers—all
fabricated on a single chip. No external components are re-
quired to perform a full accuracy 10-bit conversion in 40 µs.
Operating on supplies of +5 V to +15 V and –15 V, the
AD571 will accepts analog inputs of 0 V to +10 V unipolar of
± 5 V bipolar, externally selectable. When the BLANK and
CONVERT input is driven low, the three-state outputs will be
open and a conversion will commence. Upon completion of the
conversion, the DATA READY line goes low and the data ap-
pears at the output. Pulling the BLANK and CONVERT input
high blanks the outputs and readies the device for the next con-
version. The AD571 executes a true 10-bit conversion with no
missing codes in 40 µs maximum.
The AD571 is available in two version for the 0°C to +70°C
temperature range, the AD571J and K. The AD571S guarantees
10-bit accuracy and no missing codes from –55°C to +125°C.
*Covered by Patent Nos. 3,940,760; 4,213,806; 4,136,349.
FUNCTIONAL BLOCK DIAGRAM
DIGITAL
BLANK &
V+ V– COMMON CONVERT CONTROL
10 12
16
11
ANALOG 13
IN
5k
B&C
ANALOG 14
COMMON
COMPARATOR
BIPOLAR
OFFSET 15
CONTROL
10-BIT
CURRENT
OUTPUT
DAC
10-BIT
SAR
INT.
CLOCK
DATA
READY
3 STATE
BUFFERS
TEMPERATURE COMPENSATED
BURIED ZENER REFERENCE
AND DAC CONTROL
AUTO BLANK
CONTROL
AD571
17
DATA READY
9 MSB
8
7
6
5 BIT
4 OUTPUTS
3
2
1
18 LSB
PRODUCT HIGHLIGHTS
1. The AD571 is a complete 10-bit A/D converter. No external
components are required to perform a conversion. Full-scale
calibration accuracy of ± 0.3% is achieved without external
trims.
2. The AD571 is a single chip device employing the most ad-
vanced IC processing techniques. Thus, the user has at his
disposal a truly precision component with the reliability and
low cost inherent in monolithic construction,
3. The AD571 accepts either unipolar (0 V to +10 V) or bipolar
(–5 V to +5 V) analog inputs by grounding or opening a
single pin.
4. The device offers true 10-bit accuracy and exhibits no miss-
ing codes over its entire operating temperature range.
5. Operation is guaranteed with –15 V and +5 V or +15 V sup-
plies. The device will also operate with a –12 V supply.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703






AD571 Datasheet, Funktion
AD571
CONTROL AND TIMING OF THE AD571
There are several important timing and control features on the
AD571 which must be understood precisely to allow optimal
interfacing to microprocessor or other types of control systems.
All of these features are shown in the timing diagram in Figure
10.
The normal standby situation is shown at the left end of the
drawing. The BLANK and CONVERT (B & C) line is held
high, the output lines will be “open”, and the DATA READY
(DR) line will be high. This mode is the lowest power state of
the device (typically 150 mW). When the (B & C ) line is
brought low, the conversion cycle is initiated; but the DR and
data lines do not change state. When the conversion cycle is
complete, the DR line goes low, and within 500 ns, the data
lines become active with the new data.
About 1.5 µs after the B & C line is again brought high, the DR
line will go high and the data lines will go open. When the
B & C line is again brought low, a new conversion will begin.
The minimum pulse width for the B & C line to blank previous
data and start a new conversion is 2 µs. If the B & C line is
brought high during a conversion, the conversion will stop, and
the DR and data lines will not change. If a 2 µs or longer pulse
is applied to the B & C line during a conversion, the converter
will clear and start a new conversion cycle.
BLANK and CONVERT line is driven low and at the end of
conversion, which is indicated by DATA READY going low, the
conversion result will be present at the outputs. When this data
has been read from the 10-bit bus, BLANK and CONVERT is
restored to the blank mode to clear the data bus for other con-
verters. When several AD571s are multiplexed in sequence, a
new conversion may be started in one AD571 while data is
being read from another. As long as the data is read and the first
AD571 is cleared within 15 µs after the start of conversion of the
second AD571, no data overlap will occur.
Figure 11. Convert Pulse Mode
Figure 12. Multiplex Mode
Figure 10. AD571 Timing and Control Sequences
CONTROL MODES WITH BLANK AND CONVERT
The timing sequence of the AD571 discussed above allows the
device to be easily operated in a variety of systems with differing
control modes. The two most common control modes, the Con-
vert Pulse Mode and the Multiplex Mode, are illustrated here.
Convert Pulse Mode–In this mode, data is present at the output
of the converter at all times except when conversion is taking
place. Figure 11 illustrates the timing of this mode. The BLANK
and CONVERT line is normally low and conversions are trig-
gered by a positive pulse. A typical application for this timing
mode is shown in Figure 14, in which µP bus interfacing is
easily accomplished with three-state buffers.
Multiplex Mode—In this mode the outputs are blanked except
when the device is selected for conversion and readout; this tim-
ing is shown in Figure 12. A typical AD571 multiplexing appli-
cation is shown in Figure 15.
This operating mode allows multiple AD571 devices to drive
common data lines. All BLANK and CONVERT lines are held
high to keep the outputs blanked. A single AD571 is selected, its
SAMPLE-HOLD AMPLIFIER CONNECTION TO THE
AD571
Many situations in high-speed acquisition systems or digitizing
of rapidly changing signals require a sample-hold amplifier
(SHA) in front of the A-D converter. The SHA can acquire and
hold a signal faster than the converter can perform a conversion.
A SHA can also be used to accurately define the exact point in
time at which the signal is sampled. For the AD571, a SHA can
also serve as a high input impedance buffer.
Figure 13 shows the AD571 connected to the AD582 mono-
lithic SHA for high speed signal acquisition. In this configura-
tion, the AD582 will acquire a 10 volt signal in less than 10 µs
with a droop rate less than 100 µV/ms. The control signals are
arranged so that when the control line goes low, the AD582 is put
into the “hold” mode, and the AD571 will begin its conversion
cycle. (The AD582 settles to final value well in advance of the
first comparator decision inside the AD571). The DATA
READY line is fed back to the other side of the differential
input control gate so that the AD582 cannot come out of the
“hold” mode during the conversion cycle. At the end of the con-
version cycle, the DATA READY line goes low, automatically
placing the AD582 back into the sample mode. This feature al-
lows simple control of both the SHA and the A-D converter
with a single line. Observe carefully the ground, supply, and by-
pass capacitor connections between the two devices. This will
minimizes ground noise and interference during the conversion
cycle to give the most accurate measurements.
–6– REV. A

6 Page







SeitenGesamt 8 Seiten
PDF Download[ AD571 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD570Complete 8-Bit A-to-D ConverterAnalog Devices
Analog Devices
AD5700Low Power HART ModemAnalog Devices
Analog Devices
AD5700-1Low Power HART ModemAnalog Devices
Analog Devices
AD57110-Bit A/D ConverterAnalog Devices
Analog Devices
AD57212-BIT SUCCESSIVE APPROXIMATION INTEGRATED CIRCUIT A/D CONVERTERAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche