Datenblatt-pdf.com


AD5532HS Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD5532HS
Beschreibung 32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 12 Seiten
AD5532HS Datasheet, Funktion
a
32-Channel 14-Bit DAC with
High-Speed 3-Wire Serial Interface
AD5532HS*
FEATURES
High Integration: 32-Channel DAC in 12 ؋ 12 mm2 LFBGA
Guaranteed Monotonic
DSP-/Microcontroller-Compatible Serial Interface
Channel Update Rate 1.1 MHz
Output Impedance 0.5
Selectable Output Voltage 0 V to 5 V or –2.5 V to +2.5 V
Asynchronous RESET Facility
Temperature Range –40؇C to +85؇C
APPLICATIONS
Optical Networks
Level Setting
Instrumentation
Automatic Test Equipment
Industrial Control Systems
Data Acquisition
Low Cost I/O
GENERAL DESCRIPTION
The AD5532HS is a 32-channel voltage-output 14-bit DAC
with a high-speed serial interface. The selected DAC register is
written to via the 3-wire interface. The serial interface operates
at clock rates up to 30 MHz and is compatible with DSP and
microcontroller interface standards. The output voltage range is
0 V to 5 V or –2.5 V to +2.5 V and is determined by the offset
voltage at the OFFS_IN pin. It is restricted to a range from
VSS + 2 V to VDD – 2 V because of the headroom of the out-
put amplifier.
The device is operated with AVCC = 5 V ± 5%, DVCC = 2.7 V
to 5.25 V, VSS = –4.75 V to –12 V and VDD = +4.75 V to +12 V
and requires a stable 2.5 V reference on REF_IN.
PRODUCT HIGHLIGHTS
1. 32 14-bit DACs in one package, guaranteed monotonic.
2. The AD5532HS is available in a 74-ball LFBGA package
with a body size of 12 mm by 12 mm.
DVCC
FUNCTIONAL BLOCK DIAGRAM
AVCC
REF_IN
OFFS_IN
VDD VSS
RESET
DAC_GND
AGND
DGND
AD5532HS
INTERFACE
CONTROL
LOGIC
DAC
DAC
DAC
DAC
R
R
R
R
R
R
R
R
SCLK DIN SYNC
VOUT0
VOUT1
VOUT30
VOUT31
*Protected by U.S. Patent No. 5,969,657; other patents pending.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2001






AD5532HS Datasheet, Funktion
AD5532HS
PIN FUNCTION DESCRIPTIONS
Pin Function
AGND (1–2)
AVCC (1–2)
VDD (1–4)
VSS (1–4)
DGND
DVCC
DAC_GND (1–2)
REF_IN
VOUT0–VOUT31
SYNC
SCLK*
DIN*
OFFS_IN
RESET*
Analog GND Pins.
Analog Supply Pins. Voltage range from 4.75 V to 5.25 V.
VDD Supply Pins. Voltage range from 8 V to 12 V.
VSS Supply Pins. Voltage range from –4.75 V to –12 V.
Digital GND Pins.
Digital Supply Pins. Voltage range from 2.7 V to 5.25 V.
Reference GND Supply for All the DACs.
Reference Voltage for Channels 0–31.
Analog Output Voltages from the 32 Channels.
Active Low Input. This is the Frame Synchronization signal for the serial interface. While SYNC is low,
data is transferred in on the falling edge of SCLK.
Serial Clock Input. Data is clocked into the shift register on the falling edge of SCLK. This
operates at clock speeds up to 30 MHz.
Serial Data Input. Data must be valid on the falling edge of SCLK.
Offset Input. The user can connect this to GND or REF_IN to determine the output span.
Active Low Input. This pin can also be used to reset the complete device to its power-on-reset conditions.
*Internal pull-up device on this logic input. Therefore, it can be left floating and will default to a logic high condition.
TERMINOLOGY
Integral Nonlinearity (INL)
A measure of the maximum deviation from a straight line pass-
ing through the endpoints of the DAC transfer function. It is
expressed as a percentage of full-scale range.
Differential Nonlinearity (DNL)
The difference between the measured change and the ideal 1 LSB
change between any two adjacent codes. A specified DNL of
± 1 LSB maximum ensures monotonicity.
Offset Error
A measure of the error present at the device output with all 0s
loaded to the DAC. It includes the offset of the DAC and the
output amplifier. It is expressed in mV.
Full-Scale Error
A measure of the output error with all 1s loaded to the DAC.
Ideally the output should be 2 REF_IN if OFFS_IN = 0. It is
expressed as a percentage of full-scale range.
DC Power-Supply Rejection Ratio (PSRR)
A measure of the change in analog output for a change in supply
voltage (VDD and VSS). It is expressed in dB. VDD and VSS are
varied ± 5%.
DC Crosstalk
The dc change in the output level of one DAC at midscale in
response to a full-scale code change (all 0s to all 1s and vice
versa) and output change of all other DACs. It is expressed in µV.
Output Temperature Coefficient
A measure of the change in analog output with changes in tem-
perature. It is expressed in ppm/°C.
Output Voltage Settling Time
The time taken from when the last data bit is clocked into the
DAC until the output has settled to within ± 0.5 LSB of its
final value.
Digital-to-Analog Glitch Impulse
The area of the glitch injected into the analog output when
the code in the DAC register changes state. It is specified as
the area of the glitch in nV-secs when the digital code is changed
by 1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00
or 100 . . . 00 to 011 . . . 11).
Digital Crosstalk
The glitch impulse transferred to the output of one DAC at
midscale while a full-scale code change (all 1s to all 0s and vice
versa) is being written to another DAC. It is expressed in nV-secs.
Analog Crosstalk
The area of the glitch transferred to the output (VOUT) of one
DAC due to a full-scale change in the output (VOUT) of another
DAC. The area of the glitch is expressed in nV-secs.
Digital Feedthrough
A measure of the impulse injected into the analog outputs from the
digital control inputs when the part is not being written to, i.e.,
SYNC is high. It is specified in nV-secs and measured with a
worst-case change on the digital input pins, e.g., from all 0s
to all 1s and vice versa.
Output Noise Spectral Density
A measure of internally generated random noise. Random noise is
characterized as a spectral density (voltage per root Hertz). It is
measured by loading all DACs to midscale and measuring
noise at the output. It is measured in nV/Hz.
6REV. 0

6 Page









AD5532HS pdf, datenblatt
12

12 Page





SeitenGesamt 12 Seiten
PDF Download[ AD5532HS Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD5532HS32-Channel 14-Bit DAC with High-Speed 3-Wire Serial InterfaceAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche