|
|
PDF AD8005 Data sheet ( Hoja de datos )
| Número de pieza | AD8005 | |
| Descripción | Current Feedback Amplifier | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD8005 (archivo pdf) en la parte inferior de esta página. Total 17 Páginas | ||
|
No Preview Available !
Data Sheet
FEATURES
Ultralow power
400 μA power supply current (4 mW on ±5 VS)
Specified for single supply operation
High speed
270 MHz, −3 dB bandwidth (G = +1)
170 MHz, −3 dB bandwidth (G = +2)
280 V/μs slew rate (G = +2)
28 ns settling time to 0.1%, 2 V step (G = +2)
Low distortion/noise
−63 dBc at 1 MHz, VO = 2 V p-p
−50 dBc at 10 MHz, VO = 2 V p-p
4.0 nV/√Hz input voltage noise at 10 MHz
Good video specifications (RL = 1 kΩ, G = +2)
Gain flatness 0.1 dB to 30 MHz
0.11% differential gain error
0.4° differential phase error
APPLICATIONS
Signal conditioning
A/D buffer
Power sensitive, high speed systems
Battery powered equipment
Loop/remote power systems
Communication or video test systems
Portable medical instruments
GENERAL DESCRIPTION
The AD8005 is an ultralow power, high speed amplifier with a
wide signal bandwidth of 170 MHz and slew rate of 280 V/μs.
This performance is achieved while consuming only 400 μA of
quiescent supply current. These features increase the operating
time of high speed battery powered systems without reducing
dynamic performance.
The current feedback design results in gain flatness of 0.1 dB to
30 MHz while offering differential gain and phase errors of 0.11%
and 0.4°. Harmonic distortion is low over a wide bandwidth with
THDs of −63 dBc at 1 MHz and −50 dBc at 10 MHz. Ideal features
for a signal conditioning amplifier or buffer to a high speed A-to-D
converter in portable video, medical or communication systems.
The AD8005 is characterized for +5 V and ±5 V supplies and
operates over the industrial temperature range of −40°C to
+85°C. The amplifier is supplied in 8-lead PDIP, 8-lead SOIC_N,
and 5-lead SOT-23 packages.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
270 MHz, 400 μA
Current Feedback Amplifier
AD8005
FUNCTIONAL BLOCK DIAGRAMS
NC 1
–IN 2
+IN 3
–VS 4
AD8005
8 NC
7 +VS
6 OUT
5 NC
TOP VIEW
(Not to Scale)
NC = NO CONNECT
Figure 1. 8-Lead PDIP and SOIC_N
AD8005
OUT 1
–VS 2
+IN 3
5 +VS
4 –IN
TOP VIEW
(Not to Scale)
Figure 2. 5-Lead SOT-23
3
G = +2
2
VOUT = 200mV p-p
RL = 1kΩ
1
0
–1
VS = ±5V
–2
–3
–4
VS = +5V
–5
–6
0.1
1 10
FREQUENCY (MHz)
100
500
Figure 3. Frequency Response; G = ±2, VS = +5 V or ±5 V
–40
G = +2
VOUT = 2V p-p
–50 RL = 1kΩ
THIRD HARMONIC
–60
–70
SECOND HARMONIC
–80
–90
–100
1
FREQUENCY (MHz)
10
Figure 4. Distortion vs. Frequency; VS = ±5 V
20
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1996–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
1 page  
AD8005
+5 V SUPPLY
At TA = +25°C, VS = +5 V, RL = 1 kΩ to 2.5 V, unless otherwise noted.
Table 2.
Parameter
DYNAMIC PERFORMANCE
−3 dB Small Signal Bandwidth
Bandwidth for 0.1 dB Flatness
Large Signal Bandwidth
Slew Rate (Rising Edge)
Settling Time to 0.1%
DISTORTION/NOISE PERFORMANCE
Total Harmonic Distortion
Differential Gain
Differential Phase
Input Voltage Noise
Input Current Noise
DC PERFORMANCE
Input Offset Voltage
Offset Drift
+Input Bias Current
−Input Bias Current
Input Bias Current Drift (±)
Open-Loop Transimpedance
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
Input Common-Mode Voltage Range
Common-Mode Rejection Ratio
OUTPUT CHARACTERISTICS
Output Voltage Swing
Output Current
Short Circuit Current
POWER SUPPLY
Quiescent Current
Power Supply Rejection Ratio
OPERATING TEMPERATURE RANGE
Conditions
RF = 3.01 kΩ for N-8 Package or
RF = 2.49 kΩ for R-8 Package or
RF = 2.10 kΩ for RJ-5 Package
G = +1, VO = 0.2 V p-p
G = +2, VO = 0.2 V p-p
G = +2, VO = 0.2 V p-p
G = +10, VO = 4 V p-p, RF = 499 Ω
G = +2, VO = 4 V Step
G = –1, VO = 4 V Step, RF = 1.5 kΩ
G = +2, VO = 2 V Step
RF = 3.01 kΩ for N-8 Package or
RF = 2.49 kΩ for R-8 Package or
RF = 2.10 kΩ for RJ-5 Package
fC = 1 MHz, VO = 2 V p-p, G = +2
fC = 10 MHz, VO = 2 V p-p, G = +2
NTSC, G = +2
NTSC, G = +2
f = 10 MHz
f = 10 MHz, +IIN
−IIN
TMIN to TMAX
TMIN to TMAX
TMIN to TMAX
+Input
−Input
+Input
VCM = 1.5 V to 3.5 V
RL = 50 Ω
TMIN to TMAX
VS = +4 V to +6 V
Data Sheet
Min Typ
Max Units
190 225
110 130
10 30
45
260
775
30
MHz
MHz
MHz
MHz
V/µs
V/µs
ns
−60 dBc
−50 dBc
0.14 %
0.70 Degrees
4.0 nV/√Hz
1.1 pA/√Hz
9.1 pA/√Hz
5
40
0.5
5
8
50 500
35 ±mV
50 ±mV
µV/°C
1 ±µA
2 ±µA
10 ±µA
11 ±µA
nA/°C
kΩ
120
300
1.6
1.5 to 3.5
48 54
MΩ
Ω
pF
V
dB
1.1 to 3.9
0.95 to 4.05
10
30
V
mA
mA
350
56 66
–40
425 µA
470 µA
dB
+85 °C
Rev. B | Page 4 of 16
5 Page 
AD8005
Data Sheet
APPLICATIONS
DRIVING CAPACITIVE LOADS
Capacitive loads interact with the output impedance of an op
amp to create an extra delay in the feedback path. This reduces
circuit stability and can cause unwanted ringing and oscillation.
A given value of capacitance causes much less ringing when the
amplifier is used with a higher noise gain.
The capacitive load drive of the AD8005 can be increased by
adding a low valued resistor in series with the capacitive load.
Introducing a series resistor tends to isolate the capacitive load
from the feedback loop, thereby diminishing its influence.
Figure 31 shows the effects of a series resistor on capacitive drive
for varying voltage gains. As the closed-loop gain is increased,
the larger phase margin allows for larger capacitive loads with
less overshoot. Adding a series resistor at lower closed-loop
gains accomplishes the same effect. For large capacitive loads,
the frequency response of the amplifier is dominated by the
roll-off of the series resistor and capacitive load.
RF
RG
AD8005
RS
RL
1kΩ
CL
R1
1.5kΩ
VIN
VREF
5V
R3
30.1kΩ
R2
1.5kΩ
5V
0.01µF 10µF
AD8005
R4
10kΩ
0.1µF
VOUT
Figure 32. Bipolar to Unipolar Shift Lever
Figure 32 shows a level shifter circuit that can move a bipolar
signal into a unipolar range. A positive reference voltage, derived
from the +5 V supply, sets a bias level of +1.25 V at the nonin-
verting terminal of the op amp. In ac applications, the accuracy
of this voltage level is not important; however, noise is a serious
consideration. A 0.1 mF capacitor provides useful decoupling of
this noise.
The bias level on the noninverting terminal sets the input common-
mode voltage to +1.25 V. Because the output is always positive,
the op amp can be powered with a single +5 V power supply.
The overall gain function is given by the equation:
Figure 30. Driving Capacitive Loads
80
VS = ±5V
2V OUTPUT STEP
70 WITH 30% OVERSHOOT
60
RS = 10Ω
50
40 RS = 5Ω
30
RS = 0Ω
20
10
0
12345
CLOSED-LOOP GAIN (V/V)
Figure 31. Capacitive Load Drive vs. Closed-Loop Gain
SINGLE-SUPPLY LEVEL SHIFTER
In addition to providing buffering, many systems require that an
op amp provide level shifting. A common example is the level
shifting required to move a bipolar signal into the unipolar range
of many modern analog-to-digital converters (ADCs). In general,
single supply ADCs have input ranges that are referenced neither
to ground nor supply. Instead the reference level is some point
in between, usually halfway between ground and supply (+2.5 V
for a single supply 5 V ADC). Because high-speed ADCs typically
have input voltage ranges of 1 V to 2 V, the op amp driving it
must be single supply but not necessarily rail-to-rail.
VOUT
=
−
R2
R1
VIN
+
R4
R3 + R4
1 +
R2
R1
VREF
In the above example, the equation simplifies to
VOUT = −VIN + 2.5 V
SINGLE-ENDED-TO-DIFFERENTIAL CONVERSION
Many single supply ADCs have differential inputs. In such
cases, the ideal common-mode operating point is usually
halfway between supply and ground. Figure 33 shows how to
convert a single-ended bipolar signal into a differential signal
with a common-mode level of 2.5 V.
+5V
BIPOLAR
SIGNAL
±0.5V
2.49kΩ
0.1µF
2.49kΩ
RIN
1kΩ
+5V
0.1µF
AD8005
RF1
2.49kΩ
RG
619Ω
RF1
3.09kΩ
+5V
0.1µF
VOUT
+5V
2.49kΩ
AD8005
2.49kΩ
0.1µF
Figure 33. Single-Ended-to-Differential Converter
Rev. B | Page 10 of 16
11 Page | ||
| Páginas | Total 17 Páginas | |
| PDF Descargar | [ Datasheet AD8005.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD800 | Clock Recovery and Data Retiming Phase-Locked Loop | Analog Devices |
| AD8000 | Ultrahigh Speed Op Amp | Analog Devices |
| AD8001 | Current Feedback Amplifier | Analog Devices |
| AD8002 | Dual 600 MHz/ 50 mW Current Feedback Amplifier | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |