Datenblatt-pdf.com


AD775 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD775
Beschreibung 8-Bit 20 MSPS/ 60 mW Sampling A/D Converter
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 12 Seiten
AD775 Datasheet, Funktion
a
8-Bit 20 MSPS, 60 mW
Sampling A/D Converter
AD775
FEATURES
CMOS 8-Bit 20 MSPS Sampling A/D Converter
Low Power Dissipation: 60 mW
+5 V Single Supply Operation
Differential Nonlinearity: 0.3 LSB
Differential Gain: 1%
Differential Phase: 0.5 Degrees
Three-State Outputs
On-Chip Reference Bias Resistors
Adjustable Reference Input
Video Industry Standard Pinout
Small Packages:
24-Pin 300 Mil SOIC Surface Mount
24-Pin 400 Mil Plastic DIP
PRODUCT DESCRIPTION
The AD775 is a CMOS, low power, 8-bit, 20 MSPS sampling
analog-to-digital converter (ADC). The AD775 features a built-
in sampling function and on-chip reference bias resistors to pro-
vide a complete 8-bit ADC solution. The AD775 utilizes a
pipelined/ping pong two-step flash architecture to provide high
sampling rates (up to 35 MHz) while maintaining very low
power consumption (60 mW).
Its combination of excellent DNL, fast sampling rate, low dif-
ferential gain and phase errors, extremely low power dissipation,
and single +5 V supply operation make it ideally suited for a
variety of video and image acquisition applications, including
portable equipment. The AD775’s reference ladder may be con-
nected in a variety of configurations to accommodate different
input ranges. The low input capacitance (11 pF typical) provides
an easy-to-drive input load compared to conventional flash
converters.
The AD775 is offered in both 300 mil SOIC and 400 mil DIP
plastic packages, and is designed to operate over an extended
commercial temperature range (–20°C to +75°C).
FUNCTIONAL BLOCK DIAGRAM
AVDD
18 14 15
AVDD
VIN
19
AD775
DVDD
13 11
VRTS 16
VRT 17
15 COARSE
COMPARATORS
FINE COMPARATORS
BANK A
VRB 23
VRBS 22
255
AVSS
20 21
AVSS
FINE COMPARATORS
BANK B
CLOCK LOGIC
12
CLK
4
8
5
2 24
DVSS
10 D7 (MSB)
9
8
7
6
5
4
3 D0 (LSB)
1 OE
PRODUCT HIGHLIGHTS
Low Power: The AD775 has a typical supply current of 12 mA,
for a power consumption of 60 mW. Reference ladder current
is also low: 6.6 mA typical, minimizing the reference power
consumption.
Complete Solution: The AD775’s switched capacitor design
features an inherent sample/hold function: no external SHA is
required. On-chip reference bias resistors are included to allow
a supply-based reference to be generated without any external
resistors.
Excellent Differential Nonlinearity: The AD775 features a
typical DNL of 0.3 LSBs, with a maximum limit of 0.5 LSBs.
No missing codes is guaranteed.
Single +5 V Supply Operation: The AD775 is designed to oper-
ate on a single +5 V supply, and the reference ladder may be
configured to accommodate analog inputs inclusive of ground.
Low Input Capacitance: The 11 pF input capacitance of the
AD775 can significantly decrease the cost and complexity of
input driving circuitry, compared with conventional 8-bit flash
ADCs.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703






AD775 Datasheet, Funktion
AD775
DEFINITIONS OF SPECIFICATIONS
Integral Nonlinearity (INL)
Integral nonlinearity refers to the deviation of each individual
code from a line drawn from “zero” through “full scale.” The
point used as “zero” occurs 1/2 LSB before the first code tran-
sition. “Full scale” is defined as a level 1 1/2 LSB beyond the
last code transition. The deviation is measured from the center
of each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. It is often
specified in terms of the resolution for which no missing codes
(NMC) is guaranteed.
Offset Error
The first code transition should occur at a level 1/2 LSB above
nominal negative full scale. Offset referred to the Bottom of
Ladder VRB is defined as the deviation from this ideal. The last
code transition should occur 1 1/2 LSB below the nominal
positive full scale. Offset referred to the Top of Ladder VRT is
defined as the deviation from this ideal.
Differential Gain
The percentage difference between the output amplitudes of a
small high frequency sine wave at two stated levels of a low fre-
quency signal on which it is superimposed.
Differential Phase
The difference in the output phase of a small high frequency
sine wave at two stated levels of a low frequency signal on which
it is superimposed.
Pipeline Delay (Latency)
The number of clock cycles between conversion initiation and
the associated output data being made available. New output
data is provided every clock cycle.
Signal-to-Noise Plus Distortion Ratio (S/N+D)
S/N+D is the ratio of the rms value of the measured input signal
to the rms sum of all other spectral components including har-
monics but excluding dc. The value for S/N+D is expressed in
decibels.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first six harmonic com-
ponents to the rms value of the measured input signal and is ex-
pressed as a percentage or in decibels.
THEORY OF OPERATION
The AD775 uses a pipelined two-step (subranging) flash archi-
tecture to achieve significantly lower power and lower input
capacitance than conventional full flash converters while still
maintaining high throughput. The analog input is sampled by
the switched capacitor comparators on the falling edge of the
input clock: no external sample and hold is required. The coarse
comparators determine the top four bits (MSBs), and select the
appropriate reference ladder taps for the fine comparators. With
the next falling edge of the clock, the fine comparators determine
the bottom four bits (LSBs). Since the LSB comparators require
a full clock cycle between their sampling instant and their deci-
sion, the converter alternates between two sets of fine compara-
tors in a “ping-pong” fashion. This multiplexing allows a new
input sample to be taken on every falling clock edge, thereby
providing 20 MSPS operation. The data is accumulated in the
correction logic and output through a three-state output latch
on the rising edge of the clock. The latency between input sam-
pling and the corresponding converted output is 2.5 clock cycles.
All three comparator banks utilize the same resistive ladder for
their reference input. The analog input range is determined by
the voltages applied to the bottom and top of the ladder, and
the AD775 can digitize inputs down to 0 V using a single sup-
ply. On-chip application resistors are provided to allow the
ladder to be conveniently biased by the supply voltage.
The AD775 uses switched capacitor autozeroing techniques to
cancel the comparators’ offsets and achieve excellent differential
nonlinearity performance: typically ± 0.3 LSB. The integral
nonlinearity is determined by the linearity of the reference lad-
der and is typically +0.5 LSB.
APPLYING THE AD775
REFERENCE INPUT
The AD775 features a resistive reference ladder similar to that
found in most conventional flash converters. The analog input
range of the converter falls between the top (VRT) and bottom
(VRB) voltages of this ladder. The nominal resistance of the lad-
der is 300 ohms, though this may vary from 230 ohms to 450
ohms. The minimum recommended voltage for VRB is 0 V; the
linearity performance of the converter may deteriorate for input
spans (VRB–VRB) below 1.8 V. While 2.8 V is the recommended
maximum ladder top voltage (VRT), the top of the ladder may be
as high as the positive supply voltage (AVDD) with minimal lin-
earity degradation.
0.1µF
AVDD
325
16
17
300
AD775
0.1µF
*VALUES FOR
23 RESISTANCE
ARE TYPICAL
22
90
AVSS
Figure 8. Reference Configuration: 0.64 V to 2.73 V
To simplify biasing of the AD775, on-chip reference bias resis-
tors are provided on Pins 16 and 22. The two recommended
configurations for these resistors are shown in Figures 8 and 9.
–6– REV. 0

6 Page









AD775 pdf, datenblatt
AD775
Figure 22. Power Plane PCB Layout (Not to Scale)
Plastic DIP (N-24B)
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
SOIC (R-24A)
24
PIN 1
1
13
0.346 (8.80)
0.330 (8.40)
12
0.200 (5.05)
0.125 (3.18)
0.118 (3.00)
MIN
0.024 (0.60)
0.016 (0.40)
1.205 (30.60)
1.185 (30.10)
0.020
(0.50)
MIN
0.100
(2.54)
BSC
0.053 (1.35) SEATING
0.041 (1.05) PLANE
0.400 (10.16)
0.195 (4.95)
0.125 (3.18)
15°
0°
0.014 (0.35)
0.008 (0.20)
24
PIN 1
1
0.606 (15.4)
0.586 (14.9)
13
0.221 (5.6)
0.205 (5.2)
12 0.327 (8.3)
0.295 (7.5)
0.089 (2.25)
0.067 (1.70)
0.272 (6.9)
0.012 (0.12)
0.002 (0.05)
0.050 (1.27)
BSC
0.022 (0.55)
0.014 (0.35)
0.012 (0.30)
0.006 (0.15)
0.028 (0.7)
0.012 (0.3)
–12–
REV. 0

12 Page





SeitenGesamt 12 Seiten
PDF Download[ AD775 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD770116-Bit A/D ConverterAnalog Devices
Analog Devices
AD770320-Bit A/D ConverterAnalog Devices
Analog Devices
AD7705Sigma-Delta ADCsAnalog Devices
Analog Devices
AD7706Sigma-Delta ADCsAnalog Devices
Analog Devices
AD7707Sigma-Delta ADCAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche