Datenblatt-pdf.com


ADP3308ART-3 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer ADP3308ART-3
Beschreibung anyCAP 50 mA Low Dropout Linear Regulator
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 8 Seiten
ADP3308ART-3 Datasheet, Funktion
a
FEATURES
؎1.2% Accuracy Over Line and Load Regulations
@ 25؇C
Ultralow Dropout Voltage: 80 mV Typical @ 50 mA
Requires Only CO = 0.47 F for Stability
anyCAP = Stable with All Types of Capacitors
(Including MLCC)
Current and Thermal Limiting
Low Noise
Low Shutdown Current: 1 A
3.0 V to 12 V Supply Range
–20؇C to +85؇C Ambient Temperature Range
Several Fixed Voltage Options
Ultrasmall SOT-23-5 Package
Excellent Line and Load Regulations
APPLICATIONS
Cellular Telephones
Notebook, Palmtop Computers
Battery Powered Systems
PCMCIA Regulator
Bar Code Scanners
Camcorders, Cameras
GENERAL DESCRIPTION
The ADP3308 is a member of the ADP330x family of precision
low dropout anyCAP voltage regulators. It is pin-for-pin and
functionally compatible with National’s LP2980, but offers
performance advantages. The ADP3308 stands out from the
conventional LDOs with a novel architecture and an enhanced
process. Its patented design requires only a 0.47 µF output
capacitor for stability. This device is stable with any type of
capacitor regardless of its ESR (Equivalent Serial Resistance)
value, including ceramic types for space restricted applications.
The ADP3308 achieves ± 1.2% accuracy at room temperature
and ± 2.2% overall accuracy over temperature, line and load
regulations. The dropout voltage of the ADP3308 is only
80 mV (typical) at 50 mA. This device also includes a current
limit and a shutdown feature. In shutdown mode, the ground
current is reduced to ~1 µA.
The ADP3308 operates with a wide input voltage range from
3.0 V to 12 V and delivers a load current in excess of 100 mA.
The ADP3308 anyCAP LDO offers a wide range of output
voltages. For 100 mA version, refer to the ADP3309 data sheet.
anyCAP™ 50 mA
Low Dropout Linear Regulator
ADP3308
FUNCTIONAL BLOCK DIAGRAM
IN Q1
ERR/NC
THERMAL
PROTECTION
Q2 DRIVER
SD
GND
ADP3308
CC
Gm
BANDGAP
REF
OUT
R1
R2
ERR/NC 4
ADP3308-3.3
VIN
C1
0.47F
1 IN
OUT 5
32
ON
OFF
VOUT = +3.3V
C2
0.47F
SD GND
Figure 1. Typical Application Circuit
anyCAP is a trademark of Analog Devices, Inc.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1998






ADP3308ART-3 Datasheet, Funktion
ADP3308
THEORY OF OPERATION
The new anyCAP LDO ADP3308 uses a single control loop for
regulation and reference functions. The output voltage is sensed
by a resistive voltage divider consisting of R1 and R2, which is
varied to provide the available output voltage option. Feedback
is taken from this network by way of a series diode (D1) and a
second resistor divider (R3 and R4) to the input of an amplifier.
INPUT
OUTPUT
COMPENSATION
Q1 CAPACITOR ATTENUATION
(VBANDGAP / VOUT)
NONINVERTING
WIDEBAND
DRIVER
Gm
ADP3308
PTAT
VOS
R4
R3 D1
PTAT
CURRENT
R1
(a)
R2
RLOAD
CLOAD
GND
Figure 20.␣ Functional Block Diagram
A very high gain error amplifier is used to control this loop. The
amplifier is constructed in such a way that at equilibrium it
produces a large, temperature proportional input “offset volt-
age” that is repeatable and very well controlled. The tem-
perature proportional offset voltage is combined with the
complementary diode voltage to form a “virtual bandgap” volt-
age, implicit in the network, although it never appears explicitly
in the circuit. Ultimately, this patented design makes it possible
to control the loop with only one amplifier. This technique also
improves the noise characteristics of the amplifier by providing
more flexibility on the tradeoff of noise sources that leads to a
low noise design.
The R1, R2 divider is chosen in the same ratio as the bandgap
voltage to the output voltage. Although the R1, R2 resistor
divider is loaded by the diode D1 and a second divider consist-
ing of R3 and R4, the values can be chosen to produce a tem-
perature stable output. This unique arrangement specifically
corrects for the loading of the divider so that the error resulting
from base current loading in conventional circuits is avoided.
The patented amplifier controls a new and unique noninverting
driver that drives the pass transistor, Q1. The use of this special
noninverting driver enables the frequency compensation to
include the load capacitor in a pole splitting arrangement to
achieve reduced sensitivity to the value, type and ESR of the
load capacitance.
Most LDOs place very strict requirements on the range of ESR
values for the output capacitor because they are difficult to
stabilize due to the uncertainty of load capacitance and resis-
tance. Moreover, the ESR value required to keep conventional
LDOs stable, changes, depending on load and temperature.
These ESR limitations make designing with LDOs more diffi-
cult because of their unclear specifications and extreme varia-
tions over temperature.
This is no longer true with the ADP3308 anyCAP LDO. It can
be used with virtually any capacitor, with no constraint on the
minimum ESR. This innovative design allows the circuit to be
stable with just a small 0.47 µF capacitor on the output. Addi-
tional advantages of the design scheme include superior line
noise rejection and very high regulator gain which leads to ex-
cellent line and load regulation. An impressive ± 2.2% accuracy
is guaranteed over line, load and temperature.
Additional features of the circuit include current limit and ther-
mal shutdown. Compared to the standard solutions that give
warning after the output has lost regulation, the ADP3308 pro-
vides improved system performance by enabling the ERR pin to
give warning before the device loses regulation.
As the chip’s temperature rises above +165°C, the circuit acti-
vates a soft thermal shutdown, indicated by a signal low on the
ERR pin, to reduce the current to a safe level.
APPLICATION INFORMATION
Capacitor Selection: anyCAP
Output Capacitors: as with any micropower device, output
transient response is a function of the output capacitance. The
ADP3308 is stable with a wide range of capacitor values, types
and ESR (anyCAP). A capacitor as low as 0.47 µF is all that is
needed for stability. However, larger capacitors can be used if
high output current surges are anticipated. The ADP3308 is
stable with extremely low ESR capacitors (ESR 0), such as
multilayer ceramic capacitors (MLCC) or OSCON.
Input Bypass Capacitor: an input bypass capacitor is not re-
quired. However, for applications where the input source is high
impedance or far from the input pin, a bypass capacitor is rec-
ommended. Connecting a 0.47 µF capacitor from the input pin
(Pin 1) to ground reduces the circuit’s sensitivity to PC board
layout. If a bigger output capacitor is used, the input capacitor
must be 1 µF minimum.
Thermal Overload Protection
The ADP3308 is protected against damage due to excessive
power dissipation by its thermal overload protection circuit
which limits the die temperature to a maximum of +165°C.
Under extreme conditions (i.e., high ambient temperature and
power dissipation) where die temperature starts to rise above
+165°C, the output current is reduced until the die temperature
has dropped to a safe level. The output current is restored when
the die temperature is reduced.
Current and thermal limit protections are intended to protect
the device against accidental overload conditions. For normal
operation, device power dissipation should be externally limited
so that junction temperatures will not exceed +125°C.
Calculating Junction Temperature
Device power dissipation is calculated as follows:
PD = (VIN VOUT) ILOAD + (VIN) IGND
Where ILOAD and IGND are load current and ground current, VIN
and VOUT are input and output voltages respectively.
Assuming ILOAD = 50 mA, IGND = 2 mA, VIN = 5.5 V and
VOUT = 2.7 V, device power dissipation is:
PD = (5.5 – 2.7) 50 mA + 5.5 × 2 mA = 151 mW
T = TJ TA = PD × θJA = 151 × 165 = 24.9°C
With a maximum junction temperature of +125°C, this yields a
maximum ambient temperature of ~100°C.
Printed Circuit Board Layout Consideration
Surface mount components rely on the conductive traces or
pads to transfer heat away from the device. Appropriate PC
board layout techniques should be used to remove heat from the
immediate vicinity of the package.
–6– REV. A

6 Page







SeitenGesamt 8 Seiten
PDF Download[ ADP3308ART-3 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADP3308ART-27anyCAP 50 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices
ADP3308ART-285anyCAP 50 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices
ADP3308ART-29anyCAP 50 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices
ADP3308ART-3anyCAP 50 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices
ADP3308ART-33anyCAP 50 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche