Datenblatt-pdf.com


ADP3307ART-32 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer ADP3307ART-32
Beschreibung High Accuracy anyCAP 100 mA Low Dropout Linear Regulator
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 8 Seiten
ADP3307ART-32 Datasheet, Funktion
a
High Accuracy anyCAP™
100 mA Low Dropout Linear Regulator
ADP3307
FEATURES
0.8% Accuracy Over Line and Load Regulations @ +25؇C
Ultralow Dropout Voltage: 120 mV Typical @ 100 mA
Requires only CO = 0.47 F for Stability
anyCAP = Stable with All Types of Output Capacitors
(Including MLCC)
Current and Thermal Limiting
Low Noise
Dropout Detector
Low Shutdown Current: 1 A
3.0 V to 12 V Supply Range
–20؇C to +85؇C Ambient Temperature Range
Several Fixed Voltage Options
Ultrasmall SOT-23-6 (RT-6) Package
Excellent Line and Load Regulations
APPLICATIONS
Cellular Telephones
Notebook, Palmtop Computers
Battery Powered Systems
PCMCIA Regulator
Bar Code Scanners
Camcorders, Cameras
FUNCTIONAL BLOCK DIAGRAM
IN Q1
ERR
Q2
SD
THERMAL
PROTECTION
CC
DRIVER
ADP3307
OUT
R1
GM
BANDGAP
REF
NR
R2
GND
VIN
C1 +
0.47F –
NR
ADP3307-3.3
IN OUT
ERR
R1
330k
EOUT
VOUT = +3.3V
C2
0.47F
ON
OFF
SD GND
Figure 1. Typical Application Circuit
GENERAL DESCRIPTION
The ADP3307 is a member of the ADP330x family of precision
low dropout anyCAP voltage regulators. The ADP3307 stands
out from the conventional LDOs with a novel architecture and
an enhanced process. Its patented design requires only a 0.47 µF
output capacitor for stability. This device is stable with any type
of capacitor regardless of its ESR (Equivalent Series Resistance)
value, including ceramic types (MLCC) for space restricted
applications. The ADP3307 achieves exceptional accuracy of
± 0.8% at room temperature and ± 1.4% overall accuracy over
temperature, line and load regulations. The dropout voltage of
the ADP3307 is only 120 mV (typical) at 100 mA.
The ADP3307 operates with a wide input voltage range from
3.0 V to 12 V and delivers a load current in excess of 100 mA.
It features an error flag that signals when the device is about to
lose regulation or when the short circuit or thermal overload
protection is activated. Other features include shutdown and
optional noise reduction capabilities. The ADP330x anyCAP
LDO family offers a wide range of output voltages and output
current levels from 50 mA to 300 mA:
ADP3300 (50 mA, SOT-6)
ADP3307 (100 mA, SOT)
ADP3301 (100 mA, SO-8)
ADP3302 (100 mA, Dual Output)
ADP3303 (200 mA)
ADP3306 (300 mA)
anyCAP is a trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1997






ADP3307ART-32 Datasheet, Funktion
ADP3307
THEORY OF OPERATION
The ADP3307 anyCAP LDO uses a single control loop for
regulation and reference functions. The output voltage is sensed
by a resistive voltage divider consisting of R1 and R2 which is
varied to provide the available output voltage option. Feedback
is taken from this network by way of a series diode (D1) and a
second resistor divider (R3 and R4) to the input of an amplifier.
INPUT
OUTPUT
Q1
NONINVERTING
WIDEBAND
DRIVER
ADP3307
COMPENSATION
CAPACITOR
ATTENUATION R1
(VBANDGAP/VOUT)
PTAT
GM VOS
R3 D1
PTAT
(a)
R4 CURRENT
R2
RLOAD
CLOAD
GND
Figure 20. Functional Block Diagram
A very high gain error amplifier is used to control this loop. The
amplifier is constructed in such a way that at equilibrium it
produces a large, temperature proportional input “offset volt-
age” that is repeatable and very well controlled. The gained up
temperature proportional offset voltage is combined with the
diode voltage to form a “virtual bandgap” voltage, implicit in
the network, although it never appears explicitly in the circuit.
Ultimately, this patented design makes it possible to control the
loop with only one amplifier. This technique also improves the
noise characteristics of the amplifier by providing more flexibil-
ity on the trade-off of noise sources that leads to a low noise
design.
The R1, R2 divider is chosen in the same ratio as the bandgap
voltage to the output voltage. Although the R1, R2 resistor
divider is loaded by the diode D1, and a second divider consist-
ing of R3 and R4, the values are chosen to produce a tempera-
ture stable output.
The patented amplifier controls a new and unique noninverting
driver that drives the pass transistor, Q1. The use of this special
noninverting driver enables the frequency compensation to
include the load capacitor in a pole splitting arrangement to
achieve reduced sensitivity to the value, type and ESR of the
load capacitance.
Most LDOs place strict requirements on the range of ESR val-
ues for the output capacitor because they are difficult to stabilize
due to the uncertainty of load capacitance and resistance.
Moreover, the ESR value, required to keep conventional LDOs
stable, changes depending on load and temperature. These
ESR limitations make designing with conventional LDOs more
difficult because of their unclear specifications and the depen-
dence of ESR over temperature.
This is no longer true with the ADP3307 anyCAP LDO. It can
be used with virtually any good quality capacitor, with no con-
straint on the minimum ESR. The innovative design allows the
circuit to be stable with just a small 0.47 µF capacitor on the
output. Additional advantages of the design scheme include
superior line noise rejection and very high regulator gain that
lead to excellent line and load regulation. An impressive ± 1.4%
accuracy is guaranteed over line, load and temperature.
Additional features of the circuit include current limit, thermal
shutdown and noise reduction. Compared to the standard solu-
tions that give warning after the output has lost regulation, the
ADP3307 provides improved system performance by enabling
the ERR pin to give warning before the device loses regulation.
As the chip’s temperature rises above 165°C, the circuit acti-
vates a soft thermal shutdown, indicated by a signal low on the
ERR pin, to reduce the current to a safe level.
To reduce the noise gain of the loop, the node of the main di-
vider network (a) is made available at the noise reduction (NR)
pin which can be bypassed with a small capacitor (10 nF–100 nF).
APPLICATION INFORMATION
Capacitor Selection: anyCAP
Output Capacitors: as with any micropower device, output
transient response is a function of the output capacitance. The
ADP3307 is stable with a wide range of capacitor values, types
and ESR (anyCAP). A capacitor as low as 0.47 µF is all that is
needed for stability. However, larger capacitors can be used if
high output current surges are anticipated. There is an upper
limit on the size of the output capacitor. The ADP3307 is stable
with extremely low ESR capacitors (ESR 0), such as multi-
layer ceramic capacitors (MLCC) or OSCON.
Input Bypass Capacitor: an input bypass capacitor is not re-
quired; however, for applications where the input source is high
impedance or far from the input pins, a bypass capacitor is
recommended. Connecting a 0.47 µF capacitor from the input
to ground reduces the circuit’s sensitivity to PC board layout. If
a bigger output capacitor is used, the input capacitor should be
1 µF minimum.
Noise Reduction
A noise reduction capacitor (CNR) can be used to further reduce
the noise by 6 dB–10 dB (Figure 21). Low leakage capacitors in
10 nF–100 nF range provide the best performance. As the noise
reduction capacitor increases the high frequency loop-gain of
the regulator, the circuit requires a larger output capacitor if it is
used. The recommended value is 4.7 µF, as shown in Figure 21.
Since the noise reduction pin (NR) is internally connected to a
high impedance node, any connection to this node should be
carefully done to avoid noise pick up from external sources. The
pad connected to this pin should be as small as possible. Long
PC board traces are not recommended.
–6– REV. 0

6 Page







SeitenGesamt 8 Seiten
PDF Download[ ADP3307ART-32 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADP3307ART-3High Accuracy anyCAP 100 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices
ADP3307ART-32High Accuracy anyCAP 100 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices
ADP3307ART-33High Accuracy anyCAP 100 mA Low Dropout Linear RegulatorAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche