Datenblatt-pdf.com


ADP3157JR Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer ADP3157JR
Beschreibung 5-Bit Programmable Synchronous Controller for Pentium III Processors
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 12 Seiten
ADP3157JR Datasheet, Funktion
a
5-Bit Programmable Synchronous
Controller for Pentium® III Processors
ADP3157
FEATURES
Active Voltage Positioning with Gain and Offset
Adjustment
Optimal Compensation for Superior Load Transient
Response
VRM 8.2, VRM 8.3 and VRM 8.4 Compliant
5-Bit Digitally Programmable 1.3 V to 3.5 V Output
Dual N-Channel Synchronous Driver
Total Output Accuracy ؎1% Over Temperature
High Efficiency, Current-Mode Operation
Short Circuit Protection
Overvoltage Protection Crowbar Protects Microprocessors
with No Additional External Components
Power Good Output
SO-16 Package
APPLICATIONS
Desktop PC Power Supplies for:
Pentium II and Pentium III Processor Families
AMD-K6 Processors
VRM Modules
GENERAL DESCRIPTION
The ADP3157 is a highly efficient synchronous buck switching
regulator controller optimized for converting the 5 V main sup-
ply into the core supply voltage required by the Pentium III and
other high performance processors. The ADP3157 uses an
internal 5-bit DAC to read a voltage identification (VID) code
directly from the processor, which is used to set the output
voltage between 1.3 V and 3.5 V. The ADP3157 uses a current
mode, constant off-time architecture to drive two external N-
channel MOSFETs at a programmable switching frequency that
can be optimized for size and efficiency. It also uses a unique
supplemental regulation technique called active voltage position-
ing to enhance load transient performance.
Active voltage positioning results in a dc/dc converter that meets
the stringent output voltage specifications for Pentium II and
Pentium III processors, with the minimum number of output
capacitors and smallest footprint. Unlike voltage-mode and
standard current-mode architectures, active voltage positioning
adjusts the output voltage as a function of the load current so that
it is always optimally positioned for a system transient.
The ADP3157 provides accurate and reliable short circuit pro-
tection and adjustable current limiting. It also includes an
integrated overvoltage crowbar function to protect the micro-
processor from destruction in case the core supply exceeds the
nominal programmed voltage by more than 15%.
FUNCTIONAL BLOCK DIAGRAM
VCC DRIVE1 DRIVE2 PGND AGND PWRGD SENSE+ SENSE–
DELAY
NONOVERLAP
SD
DRIVE
VREF +15%
CROWBAR
2R
IN
VREF +5% VREF –5%
CMPI
S
Q
R
VT1
VREF
R
VT2
gm
REFERENCE
CT CMPT
OFF-TIME
CONTROL
SENSE –
ADP3157
1.20V
DAC
VID0
VID1
VID2
VID3
VID4
CMP
VCC +12V
VIN +5V
22F 1F
VCC
CIN
+
SD DRIVE1
R1
ADP3157
L RSENSE
VO
1.3V TO
SENSE+
CMP
1nF
+ 3.5V
CO
R2 CCOMP
SENSE–
150pF
CT DRIVE2
AGND PGND
VID0–VID4
5-BIT CODE
Figure 1. 5-Bit Code Typical Application
Pentium is a registered trademark of Intel Corporation.
All other trademarks are the property of their respective holders.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1999






ADP3157JR Datasheet, Funktion
ADP3157
1k
4700pF
12V
SD ADP3157 VCC
CMP
DRIVE1
DRIVE2
CT SENSE+
SENSE–
AGND PGND
1F 0.1F
VOUT
1.2V
100k
OP27
0.1F
Figure 13. Closed-Loop Test Circuit for Accuracy
THEORY OF OPERATION
The ADP3157 uses a current-mode, constant-off-time control
technique to switch a pair of external N-channel MOSFETs in a
synchronous buck topology. Constant off-time operation offers
several performance advantages, including that no slope com-
pensation is required for stable operation. A unique feature of
the constant-off-time control technique is that since the off-time
is fixed, the converter’s switching frequency is a function of the
ratio of input voltage to output voltage. The fixed off-time is
programmed by the value of an external capacitor connected to
the CT pin. The on-time varies in such a way that a regulated
output voltage is maintained as described below in the cycle-by-
cycle operation. Under fixed operating conditions the on-time
does not vary, and it only varies slightly as a function of load.
This means that switching frequency is fairly constant in stan-
dard VRM applications. In order to maintain a ripple current in
the inductor that is independent of the output voltage (which
also helps control losses and simplify the inductor design), the
off-time is made proportional to the value of the output voltage.
Normally, the output voltage is constant and therefore the off-
time is constant as well.
Active Voltage Positioning
The output voltage is sensed at the SENSE– pin. A voltage-error
amplifier, (gm), amplifies the difference between the output voltage
and a programmable reference voltage. The reference voltage is
programmed to between 1.3 V and 3.5 V by an internal 5-bit
DAC, which reads the code at the voltage identification (VID)
pins. Refer to Table I for output voltage vs. VID pin code infor-
mation. A unique supplemental regulation technique called
active voltage positioning with optimal compensation adjusts
the output voltage as a function of the load current so that it
is always optimally positioned for a load transient. Standard
(passive) load voltage positioning, sometimes recommended for
use with other architectures, has poor dynamic performance
which renders it ineffective under the stringent repetitive tran-
sient conditions specified in Intel VRM documents. Conse-
quently, such techniques do not allow the minimum possible
number of output capacitors to be used. Optimally compensated
active voltage positioning as used in the ADP3157 provides a
bandwidth for transient response that is limited only by parasitic
output inductance. This yields optimal load transient response
with the minimum number of output capacitors.
Table I. Output Voltage vs. VID Code
VID4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
VID3
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
VID2
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
VID1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
VID0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
VOUT
1.30
1.35
1.40
1.45
1.50
1.55
1.60
1.65
1.70
1.75
1.80
1.85
1.90
1.95
2.00
2.05
No CPU—Shutdown
2.10
2.20
2.30
2.40
2.50
2.60
2.70
2.80
2.90
3.00
3.10
3.20
3.30
3.40
3.50
Cycle-by-Cycle Operation
During normal operation (when the output voltage is regulated),
the voltage-error amplifier and the current comparator (CMPI)
are the main control elements. (See the block diagram of Figure
3.) During the on-time of the high side MOSFET, CMPI moni-
tors the voltage between the SENSE+ and SENSE– pins. When
the voltage level between the two pins reaches the threshold level
VT1, the high side drive output is switched to ground, which
turns off the high side MOSFET. The timing capacitor CT is
then discharged at a rate determined by the off-time controller.
While the timing capacitor is discharging, the low side drive
output goes high, turning on the low side MOSFET. When the
voltage level on the timing capacitor has discharged to the thresh-
old voltage level VT2, comparator CMPT resets the SR flip-flop.
The output of the flip-flop forces the low side drive output to go
low and the high side drive output to go high. As a result, the low
side switch is turned off and the high side switch is turned on.
The sequence is then repeated. As the load current increases, the
output voltage starts to decrease. This causes an increase in the
output of the voltage-error amplifier, which, in turn, leads to an
increase in the current comparator threshold VT1, thus tracking
the load current. To prevent cross conduction of the external
MOSFETs, feedback is incorporated to sense the state of the driver
output pins. Before the low side drive output can go high, the
high side drive output must be low. Likewise, the high side drive
output is unable to go high while the low side drive output is high.
–6– REV. A

6 Page









ADP3157JR pdf, datenblatt
ADP3157
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16-Lead SOIC
(R-16A/SO-16)
0.3937 (10.00)
0.3859 (9.80)
0.1574 (4.00) 16
0.1497 (3.80)
1
9 0.2440 (6.20)
0.2284 (5.80)
8
PIN 1 0.050 (1.27) 0.0688 (1.75)
BSC
0.0532 (1.35)
0.0196
0.0099
((00..5205))؋
45؇
0.0098 (0.25)
0.0040 (0.10)
8؇
0.0192 (0.49)
0.0138 (0.35)
SEATING
PLANE
0.0099 (0.25)
0.0075 (0.19)
0؇
0.0500 (1.27)
0.0160 (0.41)
–12–
REV. A

12 Page





SeitenGesamt 12 Seiten
PDF Download[ ADP3157JR Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADP3157JR5-Bit Programmable Synchronous Controller for Pentium III ProcessorsAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche