ADMC401-PB Datasheet PDF - Analog Devices
| Part Number | ADMC401-PB | |
| Description | Single-Chip/ DSP-Based High Performance Motor Controller | |
| Manufacturers | Analog Devices | |
| Logo |  |
|
|
There is a preview and ADMC401-PB download ( pdf file ) link at the bottom of this page. Total 30 Pages | ||
Preview 1 page No Preview Available !
a
Single-Chip, DSP-Based
High Performance Motor Controller
ADMC401
FEATURES
26 MIPS Fixed-Point DSP Core
Single Cycle Instruction Execution (38.5 ns)
ADSP-21xx Family Code Compatible
16-Bit Arithmetic and Logic Unit (ALU)
Single Cycle 16-Bit ؋ 16-Bit Multiply and Accumulate
Into 40-Bit Accumulator (MAC)
32-Bit Shifter (Logical and Arithmetic)
Multifunction Instructions
Single Cycle Context Switch
Zero Overhead Looping
Conditional Instruction Execution
Two Independent Data Address Generators
Memory Configuration
2K ؋ 24-Bit Internal Program Memory RAM
2K ؋ 24-Bit Internal Program Memory ROM
1K ؋ 16-Bit Internal Data Memory RAM
14-Bit Address Bus and 24-Bit Data Bus for External
Memory Expansion
High Resolution Multichannel ADC
12-Bit Pipeline Flash Analog-to-Digital Converter
Eight Dedicated Analog Inputs
Simultaneous Sampling Capability
All Eight Inputs Converted in <2 s
4.0 V p-p Input Voltage Range
PWM Synchronized or External Convert Start
Internal or External Voltage Reference
Out-of-Range Detection
Voltage Reference
Internal 2.0 V ؎ 2.0% Voltage Reference
Three-Phase 16-Bit PWM Generation Unit
Programmable Switching Frequency, Dead Time and
Minimum Pulsewidth
Edge Resolution of 38.5 ns
One or Two Updates per Switching Period
Hardware Polarity Control
Individual Enable/Disable of Each Output
High Frequency Chopping Mode
Dedicated Shutdown Pin (PWMTRIP)
Additional Shutdown Pins in I/O System
High Output Sink and Source Capability (10 mA)
Incremental Encoder Interface Unit
Quadrature Rates to 17.3 MHz
Programmable Filtering of Encoder Inputs
Alternative Frequency and Direction Mode
Two Registration Inputs to Latch Count Value
Optional Hardware Reset of Counter
Single North Marker Mode
Count Error Monitor Function
Dedicated 16-Bit Loop Timer (Periodic Interrupts)
Companion Encoder Event (1/T) Timer
(Continued on Page 14)
FUNCTIONAL BLOCK DIAGRAM
EXTERNAL
ADDRESS
BUS
EXTERNAL
DATA
BUS
26 MIPS DSP CORE
DATA
ADDRESS
GENERATORS
DAG 1 DAG 2
PROGRAM
SEQUENCER
PM
ROM
2K ؋ 24
PM
RAM
2K ؋ 24
MEMORY
DM
RAM
1K ؋ 16
MOTOR CONTROL
PERIPHERALS
WATCH-
DOG
TIMER
POWER-
ON
RESET
INTERRUPT
CONTROLLER
ENCODER
INTERFACE
EVENT
CAPTURE
UNIT
DIGITAL
I/O
UNIT
PROGRAM MEMORY ADDRESS
DATA MEMORY ADDRESS
PROGRAM MEMORY DATA
DATA MEMORY DATA
ARITHMETIC UNITS
ALU MAC SHIFTER
SERIAL PORTS
INTERVAL
SPORT 0 SPORT 1
TIMER
2 CHANNEL
AUXILIARY
PWM
8 CHANNEL
12-BIT ADC
PRECISION
VOLTAGE
REFERENCE
16-BIT
PWM
GENERATION
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000
|
| |
 
ADMC401
Parameter
Min Max Unit
Clock Signals
tCK is defined as 0.5tCKI. The ADMC401 uses an input clock
with a frequency equal to half the instruction rate; a 13 MHz
clock (which is equivalent to 76.9 ns) yields a 38.5 ns processor
cycle (equivalent to 26 MHz). tCK values within the range of
0.5tCKI period should be substituted for all relevant timing
parameters to obtain specification value.
Example: tCKH = 0.5tCK – 10 ns = 0.5 (38.5 ns) – 10 ns = 9.25 ns.
Timing Requirements:
tCKI
tCKIL
tCKIH
CLKIN Period
CLKIN Width Low
CLKIN Width High
Switching Characteristics:
76.9 150 ns
20 ns
20 ns
tCKL
tCKH
tCKOH
CLKOUT Width Low
CLKOUT Width High
CLKIN High to CLKOUT High
Control Signals
0.5tCK – 10
0.5tCK – 10
0
20
ns
ns
ns
Timing Requirement:
tRSP RESET Width Low
5tCK1
ns
PWM Shutdown Signals
Timing Requirements:
tPWMTPW
tPIOPWM
PWMTRIP Width Low
PIO Width Low
ADC Signals
tCK
2tCK
ns
ns
Timing Requirements:
tCSI Internal Convert Start Width High
tCSE External Convert Start Width High
2tCK
2tCK
ns
ns
NOTE
1Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal
oscillator start-up time).
CLKIN
CLKOUT
t CKI
t CKIH
t CKIL
t CKOH
t CKH
t CKL
Figure 1. Clock Signals
REV. B
–5–
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for ADMC401-PB electronic component. |
| Information | Total 30 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ ADMC401-PB.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| ADMC401-PB | The function is Single-Chip/ DSP-Based High Performance Motor Controller. Analog Devices | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
ADMC
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||