Datenblatt-pdf.com


ADS7861 Schematic ( PDF Datasheet ) - Burr-Brown Corporation

Teilenummer ADS7861
Beschreibung Dual/ 500kHz/ 12-Bit/ 2 2 Channel/ Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER
Hersteller Burr-Brown Corporation
Logo Burr-Brown Corporation Logo 




Gesamt 15 Seiten
ADS7861 Datasheet, Funktion
®
ADS7861
ADS7861
Dual, 500kHz, 12-Bit, 2 + 2 Channel,
Simultaneous Sampling
ANALOG-TO-DIGITAL CONVERTER
FEATURES
q 4 INPUT CHANNELS
q FULLY DIFFERENTIAL INPUTS
q 2µs TOTAL THROUGHPUT PER CHANNEL
q GUARANTEED NO MISSING CODES
q 1MHz EFFECTIVE SAMPLING RATE
q LOW POWER: 40mW
q SSI SERIAL INTERFACE
APPLICATIONS
q MOTOR CONTROL
q MULTI-AXIS POSITIONING SYSTEMS
q 3-PHASE POWER CONTROL
DESCRIPTION
The ADS7861 is a dual, 12-bit, 500kHz, analog-to-
digital converter with 4 fully differential input channels
grouped into two pairs for high speed, simultaneous
signal acquisition. Inputs to the sample-and-hold ampli-
fiers are fully differential and are maintained differen-
tial to the input of the A/D converter. This provides
excellent common-mode rejection of 80dB at 50kHz
which is important in high noise environments.
The ADS7861 offers a high speed, dual serial interface
and control inputs to minimize software overhead. The
output data for each channel is available as a 12-bit
word. The ADS7861 is offered in a 24-lead SSOP
package and is fully specified over the –40°C to +85°C
operating range.
CH A0+
CH A0–
CH A1+
CH A1–
REFIN
REFOUT
CH B0+
CH B0–
CH B1+
CH B1–
SHA
CDAC
SAR
COMP
Internal
2.5V
Reference
SHA
CDAC
COMP
SAR
Serial
Interface
SERIAL DATA A
SERIAL DATA B
M0
M1
A0
CLOCK
CS
RD
BUSY
CONVST
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
© 1998 Burr-Brown Corporation
PDS-1508A
Printed in U.S.A. December, 1998






ADS7861 Datasheet, Funktion
TYPICAL PERFORMANCE CURVES (CONT)
At TA = +25°C, +VA + VD = +5V, and VREF = internal +2.5V, fCLK = 8MHz, fSAMPLE = 500kHz, unless otherwise noted.
0.2
0.18
0.16
0.14
0.12
0.1
0.08
0.06
0.04
0.02
0
–40
CHANGE IN NEGATIVE GAIN MATCH
vs TEMPERATURE
(Maximum Deviation for All Four Channels)
25 85
Temperature (°C)
150
2.51
2.505
2.5
2.495
2.49
2.485
–40
CHANGE IN REFERENCE VOLTAGE
vs TEMPERATURE
25 85
Temperature (°C)
150
0.75
CHANGE IN BIPOLAR ZERO
vs TEMPERATURE
0.5 B Channel
0.25
0
–0.25
–0.5
A Channel
–0.75
–40
25 85
Temperature (°C)
150
CHANGE IN BPZ MATCH vs TEMPERATURE
1
0.75
0.5
0.25
0
–40
25 85
Temperature (°C)
150
86
85
84
83
82
81
80
79
78
–40
CHANGE IN CMRR vs TEMPERATURE
–5 25 55
Temperature (°C)
85
INTEGRAL LINEARITY ERROR vs CODE
1
Typical of All Four Channels
0.75
0.5
0.25
0
–0.25
–0.5
–0.75
–1
800
000
Hex BTC Code
7FF
®
ADS7861
6

6 Page









ADS7861 pdf, datenblatt
Mode II (M0 = 0, M1 = 1)
With M1 set to ‘1’, the ADS7861 will output data on the
Serial Data A pin only. All other pins function in the same
manner as Mode I except that the Serial Data B output will
tri-state (i.e., high impedance) after a conversion following
M1 going HIGH. Another difference in this mode involves
the CONVST pin. Since it takes 32 clock cycles to output
the results from both A/D converters (rather than 16 when
M1 = 0), the ADS7861 will take 4µs to complete a
conversion on both A/Ds. Therefore, every second CONVST
command will be ignored by the ADS7861 since it will
require two conversion cycles to transmit both channels
out the serial A port. See Figure 11.
Mode III (M0 = 1, M1 = 0)
With M0 set to ‘1’, the ADS7861 will cycle through Chan-
nels 0 and 1 sequentially (the A0 pin is ignored). At the same
time, setting M1 to ‘0’ places both Serial Outputs, A and B,
in the active mode. See Figure 12.
Mode IV (M0 = 1, M1 = 1)
Similar to Mode II, Mode IV uses the Serial A output line to
transmit data exclusively. Following the first conversion
after M1 goes HIGH, the serial B output will go into tri-
state. See Figure 13. As in Mode II, the second CONVST
command is always ignored when M1 = 1.
READING DATA
In all four timing diagrams, the CONVST pin and the RD
pins are tied together. If so desired, the two lines can be
separated. Data on the Serial Output pins (A and B) will
become valid following the third external clock cycle fol-
lowing a RD LOW. Refer to Table II for data output format.
LAYOUT
For optimum performance, care should be taken with the
physical layout of the ADS7861 circuitry. This is particu-
larly true if the CLOCK input is approaching the maximum
throughput rate.
The basic SAR architecture is sensitive to glitches or sudden
changes on the power supply, reference, ground connections
and digital inputs that occur just prior to latching the output
of the analog comparator. Thus, driving any single conver-
sion for an n-bit SAR converter, there are n “windows” in
which large external transient voltages can affect the conver-
sion result. Such glitches might originate from switching
power supplies, nearby digital logic or high power devices.
The degree of error in the digital output depends on the
reference voltage, layout, and the exact timing of the exter-
nal event. Their error can change if the external event
changes in time with respect to the CLOCK input.
With this in mind, power to the ADS7861 should be clean
and well bypassed. A 0.1µF ceramic bypass capacitor should
be placed as close to the device as possible. In addition, a
1µF to 10µF capacitor is recommended. If needed, an even
larger capacitor and a 5or 10series resistor may be used
to low pass filter a noisy supply. On average, the ADS7861
draws very little current from an external reference as the
reference voltage is internally buffered. However, glitches
from the conversion process appear at the VREF input and the
reference source must be able to handle this. Whether the
reference is internal or external, the VREF pin should be
bypassed with a 0.1µF capacitor. An additional larger ca-
pacitor may also be used, if desired. If the reference voltage
is external and originates from an op amp, make sure that it
can drive the bypass capacitor or capacitors without oscilla-
tion. No bypass capacitor is necessary when using the
internal reference (tie pin 10 directly to pin 11).
The GND pin should be connected to a clean ground point.
In many cases, this will be the ‘analog’ ground. Avoid
connections which are too near the grounding point of a
microcontroller or digital signal processor. If required, run a
ground trace directly from the converter to the power supply
entry point. The ideal layout will include an analog ground
plane dedicated to the converter and associated analog
circuitry.
APPLICATIONS
An applications section will be added featuring the ADS7862
interfacing to popular DSP processors. The updated data
sheet will be available in the near future on the Burr-Brown
web site:
http: //www.burr-brown.com/
®
ADS7861
12

12 Page





SeitenGesamt 15 Seiten
PDF Download[ ADS7861 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADS7861Dual/ 500kHz/ 12-Bit/ 2 2 Channel/ Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTERBurr-Brown Corporation
Burr-Brown Corporation
ADS7861Dual 500kSPS12-Bit 2+2 Channel Simultaneous Sampling Analog/Digital Converter (Rev. D)Texas Instruments
Texas Instruments
ADS7861EDual/ 500kHz/ 12-Bit/ 2 2 Channel/ Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTERBurr-Brown Corporation
Burr-Brown Corporation
ADS7861EBDual/ 500kHz/ 12-Bit/ 2 2 Channel/ Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTERBurr-Brown Corporation
Burr-Brown Corporation
ADS7862Dual 500kHz/ 12-Bit/ 2 2 Channel Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTERBurr-Brown Corporation
Burr-Brown Corporation

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche