|
|
PDF AFE2126E Data sheet ( Hoja de datos )
| Número de pieza | AFE2126E | |
| Descripción | Dual HDSL/SDSL ANALOG FRONT END | |
| Fabricantes | Burr-Brown Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AFE2126E (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
®
AFE2126
AFE2126
For most current data sheet and other product
information, visit www.burr-brown.com
Dual HDSL /SDSL ANALOG FRONT END
FEATURES
q SERIAL DIGITAL INTERFACE
q 48-LEAD SSOP PACKAGE
q E1, T1 AND SDSL OPERATION
q 64kbps TO 1168kbps OPERATION
q SCALEABLE DATA RATE
q 280mW POWER DISSIPATION PER
CHANNEL
q TWO COMPLETE HDSL ANALOG INTER-
FACES
q +5V POWER (5V or 3.3V Digital)
q WIDE Rx GAIN RANGE: 0dB TO 18dB
DESCRIPTION
Burr-Brown’s dual Analog Front End chip greatly re-
duces the size and cost of a DSL (Digital Subscriber
Line) system by providing all of the active analog
circuitry needed to connect two digital signal processors
to external compromise hybrids and line transformers.
The AFE2126 is optimized for HDSL (High bit rate
DSL) and for SDSL (symmetrical DSL) applications.
The AFE2126 is particularly suitable for multiple rate
DSL systems because the transmit and receive filter
responses automatically change with clock frequency.
The device operates over a wide range of data rates from
64kbps to 1168kbps.
Functionally, each half of this unit consists of a transmit
and a receive section. The transmit section generates
analog signals from 2-bit digital symbol data, and filters
the analog signals to create 2B1Q symbols. The on-
board differential line driver provides a 13.5dBm signal
to the telephone line. The receive section filters and
digitizes the symbol data received on the telephone line.
This IC operates on a single 5V supply. The digital
circuitry in the unit can be connected to a supply from
3.3V to 5V. It is housed in a 48-lead SSOP package.
tx and rx
Interface
Lines
Pulse Former
tx and rx
Control
Registers
Decimation
Filter
1/2 of AFE2126
∆Σ
Modulator
Line Driver
txLINE+
txLINE–
Difference
Amplifier
rxHYB+
rxHYB–
Programmable
Gain Amp
rxLINE+
rxLINE–
Patents Pending
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111
Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
©1999 Burr-Brown Corporation
PDS-11561A
PriAnteFd iEn U2.S1.A2. D6ecember, 1999
®
1 page  
TYPICAL PERFORMANCE CURVES
At Output of HDSL Pulse Transformer
The curves shown below are measured at the line output of the HDSL transformer. Typical at 25°C, AVDD+ = +5V, DVDD+ = +3.3V, txBaudCLK = 392kHz (T1),
unless otherwise specified.
POWER SPECTRAL DENSITY LIMIT - T1 RATE
0
–20
–40
–60
–80
–100
–120
0
500
1000
1500
2000
2500
Frequency (kHz)
CURVE 1. Upper Bound of Power Spectral Density Measured at Output of HDSL Transformer.
INPUT IMPEDANCE vs BIT RATE
120
90
60
T1 = 784kbps,
16kΩ
E1 = 1168kbps,
30 10.5kΩ
0
100 300 500 700 900
Bit Rate (kbps)
CURVE 2. Input Impedance of rxLINE and rxHYB.
1100 1300
®
5 AFE2126
5 Page 
LAYOUT
The analog front end of an HDSL system has two conflicting
requirements. It must accept and deliver moderately high
rate digital signals and it must generate, drive, and convert
precision analog signals. To achieve optimal system perfor-
mance with the AFE2126, both the digital and the analog
sections must be treated carefully in board layout design.
The power supply for the digital section of the AFE2126 can
range from 3.3V to 5V. This supply should be decoupled to
digital ground with ceramic 0.1µF capacitors placed as close
to DGND and DVDD as possible. One capacitor should be
placed between pins 7 and 8, and the second capacitor,
between pins 41 and 42. Ideally, both a digital power supply
plane and a digital ground plane should run up to, and
underneath the digital pins of the AFE2126 (pins 1 through
6, and pins 43 through 48). However, DVDD may be supplied
by a wide printed circuit board (PCB) trace. A digital ground
plane underneath all digital pins is strongly recommended.
The remaining portion of the AFE2126 should be considered
analog. All AGND pins should be connected directly to a
common analog ground plane and all AVDD pins should be
connected to an analog 5V power plane. Both of these planes
should have a low impedance path to the power supply. The
analog power supply pins should be decoupled to analog
ground with ceramic 0.1µF capacitors placed as close to the
AFE2126 as possible. One 10µF tantalum capacitor should
also be used with each AFE2126 between the analog supply
and analog ground.
Ideally, all ground planes and traces, and all power planes
and traces should return to the power supply connector
before being connected together (if necessary). Each ground
and power pair should be routed over each other, should not
overlap any portion of another pair, and the pairs should be
separated by a distance of at least 0.25 inch (6mm). One
exception is that the digital and analog ground planes should
be connected together underneath the AFE2126 by a small
trace.
®
11 AFE2126
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet AFE2126E.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AFE2126 | Dual HDSL/SDSL ANALOG FRONT END | Burr-Brown Corporation |
| AFE2126E | Dual HDSL/SDSL ANALOG FRONT END | Burr-Brown Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |