Datenblatt-pdf.com


W78E858 Schematic ( PDF Datasheet ) - nuvoton

Teilenummer W78E858
Beschreibung 8-BIT MICROCONTROLLER
Hersteller nuvoton
Logo nuvoton Logo 




Gesamt 30 Seiten
W78E858 Datasheet, Funktion
W78E858 Data Sheet
8-BIT MICROCONTROLLER
Table of Contents-
1. GENERAL DESCRIPTION..........................................................................................................3
2. FEATURES..................................................................................................................................3
3. PIN CONFIGURATIONS .............................................................................................................4
4. PIN DESCRIPTION .....................................................................................................................5
5. FUNCTIONAL DESCRIPTION ....................................................................................................6
5.1 RAM.................................................................................................................................6
5.2 EEPROM.........................................................................................................................6
5.2.1 Byte Write Mode................................................................................................................6
5.2.2 Page Write Mode ..............................................................................................................6
5.2.3 Software Protected Data Write..........................................................................................7
5.2.4 Command Codes for Software Data Protection Enable/Disable and Software Erase .......7
5.3 Demo Code: ....................................................................................................................7
5.4 On-chip Flash EPROM..................................................................................................10
5.5 Timers 0, 1, and 2 .........................................................................................................11
5.6 Clock .............................................................................................................................11
5.7 Crystal Oscillator ...........................................................................................................11
5.8 External Clock ...............................................................................................................11
5.9 Power Management ......................................................................................................11
5.9.1 Idle Mode ........................................................................................................................11
5.9.2 Power-down Mode ..........................................................................................................11
5.9.3 Wake-up Via External Interrupts INT0 to INT9................................................................12
5.10 Reset .............................................................................................................................14
5.11 Pulse Width Modulator System .....................................................................................15
5.11.1 PWMCON (91H) ...........................................................................................................15
5.12
5.11.2 PWMP (92H).................................................................................................................15
In-system Programming System ...................................................................................16
5.12.1 SFRAL (C4H) ................................................................................................................16
5.12.2 SFRAH (C5H) ...............................................................................................................16
5.12.3 SFRFD (C6H) ...............................................................................................................16
5.12.4 SFRCN (C7H) ...............................................................................................................17
5.13 In-system Programming Mode Operating Table ...........................................................17
5.13.1 CHPCON (BFH) ............................................................................................................18
5.14 MXPSR (A2H) ...............................................................................................................18
5.15 Interrupt System ............................................................................................................18
5.16 External Interrupts INT2 to INT9 ...................................................................................19
5.16.1 IE_1 (E8H) ....................................................................................................................19
Publication Release Date: April 22, 2008
- 1 - Revision A8






W78E858 Datasheet, Funktion
W78E858
5. FUNCTIONAL DESCRIPTION
The W78E858 architecture consists of a core controller surrounded by various registers, four 8-bit
general purpose I/O ports, one 4-bits general purpose I/O port, 256 bytes data RAM and 512 bytes
auxiliary RAM, 128 bytes embedded EEPROM memory, three timer/counters, one serial port, 17-bit
watch-dog timer, 8-bit four channels PWM, programmable timer2 clock output, extra external interrupts
INT2 to INT9, power-down wake up via external interrupts INT0 INT9. The CPU supports 111
different op-codes and references both a 64K program address space and a 64 K data storage space.
5.1 RAM
The internal data RAM in W78E858 is 768 bytes. It is divided into two banks: 256 bytes of data RAM
and 512 bytes of auxiliary RAM. These RAM are addressed by different ways.
RAM 00H 7FH can be addressed directly and indirectly as the same as in 80C51. Address
pointers are R0 and R1 of the selected register bank.
RAM 80H FFH can only be addressed indirectly as the same as in 80C51. Address pointers are
R0, R1 of the selected registers bank.
Auxiliary RAM 0000H 01FFH is addressed indirectly as the same way to access external data
memory with the MOVX instruction. Address pointers are R0 and R1 of the selected register bank
and DPTR register. By setting ENAUXRAM flag in CHPCON register bit4 to enable on-chip
auxiliary RAM 512 bytes. When the auxiliary RAM is enabled, the data and address will not appear
on P0 and P2, they will keep their previous status that before the MOVX instruction be executed.
Write the page select 00H or 01H to MXPSR register if R0 and R1 are used as address pointer.
When the address of external data memory locations higher than 01FFH or disable auxiliary RAM
512 bytes micro-controller will be performed with the MOVX instruction in the same way as in the
80C51. The auxiliary RAM 512 bytes default is disabled after chip reset.
5.2 EEPROM
The 128 bytes EEPROM is defined in external data memory space that located in FF80H-FFFFH in
standard 8-bit series. It is accessed the same as auxiliary RAM512 bytes, the ENEEPROM flag in
CHPCON register bit5 is set. Write the page select 02H to MXPSR register, R0 and R1are used as
address pointer. The EEPROM provided byte write, page write mode and software write protection is
used to protect the data lose when power on or noise. They are described as below:
5.2.1 Byte Write Mode
Once a byte write has been started, it will automatically time itself to completion. A BUSY signal
(MXPSR.7) will be used to detect the end of write operation.
5.2.2 Page Write Mode
The EEPROM is divided into 2 pages and each page contains 64 bytes. The page write allows one to
64 bytes of data to be written into the memory during a single internal programming cycle. Page write
is initiated in the same manner as byte write mode. After the first byte is written, it can then be followed
by one to 63 additional bytes. If a second byte is written within a byte-load cycle time (TBLC) of 150us,
the EEPROM will stay at page load cycle. Additional bytes can then be loaded consecutively. The
page load cycle will be terminated and the internal programming cycle will start if no additional byte is
load within 300us from the last byte be loaded. The address bit6 specify the page address. All bytes
that are loaded to the buffer must have the same page address. The data for page write may be
loaded in any order, the sequential loading is not required.
Publication Release Date: April 22, 2008
- 6 - Revision A8

6 Page









W78E858 pdf, datenblatt
W78E858
5.9.3 Wake-up Via External Interrupts INT0 to INT9
If the external interrupts INT0 to INT9 are enabled, the W78E858 can be awakened from power down
mode with the external interrupts if the EA flag in IE register and related interrupt enable is set before
enter power down mode. To ensure that the oscillator is stable before the controller starts, the internal
clock will remain inactive for some oscillator periods. This is controlled by a on-chip delay counter. The
delay time is software selectable and the reset default value is 1536 periods. By setting the PS2 PS0
bits in AUXR register the delay periods is given as below:
PS2 PS1 PS0
000
001
010
011
100
101
110
111
DELAY PERIODS
192
384
768
1536
3072
6144
12288
24576
DELAY TIME (20 MHZ)
0.0096 mS
0.0192 mS
0.0384 mS
0.0768 mS
0.1536 mS
0.372 mS
0.6144 mS
1.2288 mS
Power-Down
RESET-Pin
Internal Clock
Interrupt IN0~INT9
Oscillator
...
....
delay counter x Tosc
> 24 x Tosc
Fig. Power-Down W ake Up Operation
- 12 -
Publication Release Date: April 22, 2008
Revision A8

12 Page





SeitenGesamt 30 Seiten
PDF Download[ W78E858 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
W78E8588-BIT MICROCONTROLLERWinbond
Winbond
W78E8588-BIT MICROCONTROLLERnuvoton
nuvoton

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche