|
|
Teilenummer | PC1602LRS-KNH-BY4Q |
|
Beschreibung | LCD Module | |
Hersteller | POWERTIP | |
Logo | ||
Gesamt 23 Seiten TECH. CORP.
SPECIFICATIONS
CUSTOMER
SAMPLE CODE (Ver.)
:
:
MASS PRODUCTION CODE (Ver.)
:
DRAWING NO. (Ver.)
PC1602LRS-KNH-BY4Q (Ver.0)
DMD-08009 (Ver.0)
Customer Approved
Approved
Date:
QC Confirmed
Designer
□ Approval For Specifications Only.
* This specification is subject to change without notice.
Please contact Powertip or it’s representative before designing your product based on this specification.
■ Approval For Specifications and Sample.
Headquarters:
POWERTIP TECH. CORP.
No.8, 6th Road, Taichung Industrial Park,
Taichung, Taiwan
台中市 407 工業區六路 8 號
TEL: 886-4-2355-8168
FAX: 886-4-2355-8166
E-mail: [email protected]
Http://www.powertip.com.tw
NO.PT-A-005-7
PDF created with FinePrint pdfFactory Pro trial version http://www.pdffactory.com
Note 1: Definition of angles θ and ∅
Light (when reflected) z (θ=0°)
Y’(∅=180°)
θ
Sensor
LCD panel
X’ X(∅=90°)
Note 2: Definition of viewing angles θ1 and θ2
Cmax.
Contrast
C 2.0
Z’ ∅
Light (when transmitted ) Y(∅=0°)
(θ=90°)
θ1 θ2
viewing angle θ (∅ fixed)
Note : Optimum viewing angle with the
naked eye and viewing angle θ at
Cmax. Above are not always the same
Note 3: Definition of contrast C
Brightness (reflection) of unselected dot (B2)
C =
Brightness (reflection) of selected dot (B1)
(%)
Brightness
(reflection)
Brightness (reflection) of
selected dot
Brightness
B2 (reflection) of
unselected dot
B1
0
operating voltage (v)
Note 4: Definition of response time
VLCD
0
-VLCD
Non-selected state
Contrast
Selected state
90%
Non-selected state
10%
tr tf
Note: Measured with a transmissive LCD
panel which is displayed 1 cm2
Time
VLCD : Operating voltage fFRM : Frame frequency
tr : Response time (rise) tf : Response time (fall)
PC1602LRS-KNH-BY4Q Rev.0(DK)
Page6
PDF created with FinePrint pdfFactory Pro trial version http://www.pdffactory.com
6 Page • Read cycle
Characteristics
Enable cycle time
Enable "H" level pulse width
Enable rise/fall time
RS,R/W setup time
Symbol
tcyCE
tWEH
trE, tfE
tAS
RS,R/W address hold time
Read data output delay
Read data hold time
• Write cycle
tAH
tRD
tDHR
Characteristics
Enable cycle time
Enable "H" level pulse width
Enable rise/fall time
RS,R/W setup time
Symbol
tcycE
tWEH
trE, tfE
tAS
RS,R/W address hold time
Data setup time
Write data hold time
Notes: 1: 8-bit operation mode
2: 4-bit operation mode
tAH
tDS
tDH
Condition
-
-
-
-
-
CL=100pF
VDD=5.0V±10%,VSS=0V,Ta=25℃
Min. Typ. Max. Unit
500 -
- ns
300 -
- ns
- - 25 ns
601 -
- ns
1002
10 -
- ns
- - 190 ns
20 -
- ns
Condition
-
-
-
-
-
-
-
Min. Typ. Max. Unit
500 -
- ns
300 -
- ns
- - 25 ns
601 -
- ns
1002
10 -
- ns
100 -
- ns
10 -
- ns
PC1602LRS-KNH-BY4Q Rev.0(DK)
Page12
PDF created with FinePrint pdfFactory Pro trial version http://www.pdffactory.com
12 Page | ||
Seiten | Gesamt 23 Seiten | |
PDF Download | [ PC1602LRS-KNH-BY4Q Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
PC1602LRS-KNH-BY4Q | LCD Module | POWERTIP |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |