Datenblatt-pdf.com


ADUM1100 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer ADUM1100
Beschreibung iCoupler Digital Isolator
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 21 Seiten
ADUM1100 Datasheet, Funktion
Data Sheet
iCoupler Digital Isolator
ADuM1100
FEATURES
High data rate: dc to 100 Mbps (NRZ)
Compatible with 3.3 V and 5.0 V operation/level translation
125°C maximum operating temperature
Low power operation
5 V operation
1.0 mA maximum @ 1 Mbps
4.5 mA maximum @ 25 Mbps
16.8 mA maximum @ 100 Mbps
3.3 V operation
0.4 mA maximum @ 1 Mbps
3.5 mA maximum @ 25 Mbps
7.1 mA maximum @ 50 Mbps
8-lead SOIC_N package (RoHS compliant version available)
High common-mode transient immunity: >25 kV/μs
Safety and regulatory approvals
UL recognized
2500 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice 5A
VDE Certificate of Conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
VIORM = 560 V peak
APPLICATIONS
Digital field bus isolation
Opto-isolator replacement
Computer peripheral interface
Microprocessor system interface
General instrumentation and data acquisition applications
GENERAL DESCRIPTION
The ADuM11001 is a digital isolator based on Analog Devices
Inc., iCoupler® technology. Combining high speed CMOS and
monolithic air core transformer technology, this isolation
component provides outstanding performance characteristics
superior to alternatives, such as optocoupler devices.
Configured as a pin-compatible replacement for existing high
speed optocouplers, the ADuM1100 supports data rates as high
as 25 Mbps and 100 Mbps.
The ADuM1100 operates with a voltage supply ranging from
3.0 V to 5.5 V, boasts a propagation delay of <18 ns and edge
asymmetry of <2 ns, and is compatible with temperatures up
to 125°C. It operates at very low power, less than 0.9 mA of
quiescent current (sum of both sides), and a dynamic current
of less than 160 μA per Mbps of data rate. Unlike other optocoupler
alternatives, the ADuM1100 provides dc correctness with a
patented refresh feature that continuously updates the output
signal.
The ADuM1100 is offered in three grades. The ADuM1100AR
and ADuM1100BR can operate up to a maximum temperature
of 105°C and support data rates up to 25 Mbps and 100 Mbps,
respectively. The ADuM1100UR can operate up to a maximum
temperature of 125°C and supports data rates up to 100 Mbps.
FUNCTIONAL BLOCK DIAGRAM
VDD1 1
VI 2
(DATA IN)
VDD1 3
ED
NE
CC
OO
DD
EE
8 VDD2
7 GND2
6 VO
(DATA OUT)
UPDATE
WATCHDOG
GND1 4
ADuM1100
5 GND2
NOTES
1. FOR PRINCIPLES OF OPERATION, SEE METHOD OF OPERATION,
DC CORRECTNESS, AND MAGNETIC FIELD IMMUNITY SECTION.
Figure 1.
1 Protected by U.S. Patents 5,952,849; 6,525,566; 6,922,080; 6,903,578; 6,873,065; 7,075,329.
Rev. K
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevices for itsuse,nor foranyinfringementsofpatentsor other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2015 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com






ADUM1100 Datasheet, Funktion
Data Sheet
ADuM1100
1 Output supply current values are with no output load present. See Figure 5 and Figure 6 for information on supply current variation with logic signal frequency. See
the Power Consumption section for guidance on calculating the input and output supply currents for a given data rate and output load.
2 The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
3 The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
4 tPHL is measured from the 50% level of the falling edge of the VI signal to the 50% level of the falling edge of the VO signal. tPLH is measured from the 50% level of the
rising edge of the VI signal to the 50% level of the rising edge of the VO signal.
5 Because the input thresholds of the ADuM1100 are at voltages other than the 50% level of typical input signals, the measured propagation delay and pulse width
distortion can be affected by slow input rise/fall times. See the Propagation Delay-Related Parameters section and Figure 14 through Figure 18 for information on the
impact of given input rise/fall times on these parameters.
6 Pulse width distortion change vs. temperature is the absolute value of the change in pulse width distortion for a 1°C change in operating temperature.
7 tPSK1 is the magnitude of the worst-case difference in tPHL and/or tPLH that is measured between units at the same operating temperature and output load within the
recommended operating conditions. tPSK2 is the magnitude of the worst-case difference in tPHL and/or tPLH that is measured between units at the same operating
temperature, supply voltages, and output load within the recommended operating conditions.
8 CMH is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 VDD2. CML is the maximum common-mode voltage slew rate
that can be sustained while maintaining VO < 0.8 V. The common-mode voltage slew rates apply to both rising and falling edges. The transient magnitude is the range
over which the common mode is slewed.
9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 5 and Figure 6 for information on
supply current variation with logic signal frequency. See the Power Consumption section for guidance on calculating the input and output supply currents for a given
data rate and output load.
Rev. K | Page 5 of 20

6 Page









ADUM1100 pdf, datenblatt
Data Sheet
ADuM1100
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 INSULATION CHARACTERISTICS
This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by means of
protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for 560 V peak working voltage.
Table 7.
Description
Installation Classification per DIN VDE 0110
For Rated Mains Voltage ≤ 150 V rms
For Rated Mains Voltage ≤ 300 V rms
For Rated Mains Voltage ≤ 400 V rms
Climatic Classification
Pollution Degree per DIN VDE 0110, Table 1
Maximum Working Insulation Voltage
Input-to-Output Test Voltage, Method B1
Input-to-Output Test Voltage, Method A
After Environmental Tests Subgroup 1
After Input and/or Safety Test Subgroup 2 and Subgroup 3
Highest Allowable Overvoltage
Safety-Limiting Values
Case Temperature
Side 1 Current
Side 2 Current
Insulation Resistance at TS
Conditions
VIORM × 1.875 = VPR, 100% production test,
tm = 1 sec, partial discharge < 5 pC
VIORM × 1.6 = VPR, tm = 60 sec, partial
discharge < 5 pC
VIORM × 1.2 = VPR, tm = 60 sec, partial
discharge < 5 pC
Transient overvoltage, tTR = 10 seconds
Maximum value allowed in the event of
a failure (see Figure 2)
VIO = 500 V
Symbol Characteristic Unit
VIORM
VPR
VPR
VTR
I to IV
I to III
I to II
40/105/21
2
560
1050
896
672
4000
V peak
V peak
V peak
V peak
V peak
TS 150
IS1 160
IS2 170
RS >109
°C
mA
mA
180
160
140
OUTPUT CURRENT
120
100
INPUT CURRENT
80
60
40
20
0
0 50 100 150 200
CASE TEMPERATURE (°C)
Figure 2. Thermal Derating Curve, Dependence of Safety-Limiting Values
with Case Temperature per DIN V VDE V 0884-10
RECOMMENDED OPERATING CONDITIONS
Table 8.
Parameter
Symbol Min Max Unit
Operating Temperature
ADuM1100AR/ADuM1100BR TA
−40 +105 °C
ADuM1100UR
TA −40 +125 °C
Supply Voltages1
VDD1,
VDD2
3.0 5.5 V
Logic High Input Voltage,
5 V Operation1, 2
(See Figure 11 and Figure 12)
VIH
2.0 VDD1 V
Logic Low Input Voltage,
5 V Operation1, 2
(See Figure 11 and Figure 12)
VIL
0.0 0.8 V
Logic High Input Voltage,
3.3 V Operation1,2
(See Figure 11 and Figure 12)
VIH
1.5 VDD1 V
Logic Low Input Voltage,
3.3 V Operation1, 2
(See Figure 11 and Figure 12)
VIL
0.0 0.5 V
Input Signal Rise and Fall Times
1.0 ms
1 All voltages are relative to their respective ground.
2 Input switching thresholds have 300 mV of hysteresis. See the Method of
Operation, DC Correctness, and Magnetic Field Immunity section, Figure 19,
and Figure 20 for information on immunity to external magnetic fields.
Rev. K | Page 11 of 20

12 Page





SeitenGesamt 21 Seiten
PDF Download[ ADUM1100 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADuM1100iCoupler Digital IsolatorAnalog Devices
Analog Devices
ADUM1100iCoupler Digital IsolatorAnalog Devices
Analog Devices
ADuM110NSingle-Channel Digital IsolatorAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche