|
|
Teilenummer | CA3338D |
|
Beschreibung | CMOS Video Speed/ 8-Bit/ 50 MSPS/ R2R D/A Converters | |
Hersteller | Intersil Corporation | |
Logo | ||
Gesamt 7 Seiten CA3338, CA3338A
August 1997
CMOS Video Speed, 8-Bit,
50 MSPS, R2R D/A Converters
Features
• CMOS/SOS Low Power
• R2R Output, Segmented for Low “Glitch”
• CMOS/TTL Compatible Inputs
• Fast Settling: (Typ) to 1/2 LSB . . . . . . . . . . . . . . . . 20ns
• Feedthrough Latch for Clocked or Unclocked Use
• Accuracy (Typ) . . . . . . . . . . . . . . . . . . . . . . . . . ±0.5 LSB
• Data Complement Control
• High Update Rate (Typ) . . . . . . . . . . . . . . . . . . . . 50MHz
• Unipolar or Bipolar Operation
Applications
• TV/Video Display
• High Speed Oscilloscope Display
• Digital Waveform Generator
• Direct Digital Synthesis
Description
The CA3338 family are CMOS/SOS high speed R2R voltage
output digital-to-analog converters. They can operate from a
single +5V supply, at video speeds, and can produce
“rail-to-rail” output swings. Internal level shifters and a pin for
an optional second supply provide for an output range below
digital ground. The data complement control allows the inver-
sion of input data while the latch enable control provides
either feedthrough or latched operation. Both ends of the
R2R ladder network are available externally and may be
modulated for gain or offset adjustments. In addition, “glitch”
energy has been kept very low by segmenting and thermom-
eter encoding of the upper 3 bits.
The CA3338 is manufactured on a sapphire substrate to give
low dynamic power dissipation, low output capacitance, and
inherent latch-up resistance.
Pinout
CA3338, CA3338A
(PDIP, SBDIP, SOIC)
TOP VIEW
D7 1
D6 2
D5 3
D4 4
D3 5
D2 6
D1 7
VSS 8
16 VDD
15 LE
14 COMP
13 VREF+
12 VOUT
11 VREF-
10 VEE
9 D0
Ordering Information
PART LINEARITY TEMP.
NUMBER (INL, DNL) RANGE (oC) PACKAGE
PKG.
NO.
CA3338E ±1.0 LSB -40 to 85 16 Ld PDIP E16.3
CA3338AE ±0.75 LSB -40 to 85 16 Ld PDIP E16.3
CA3338D ±1.0 LSB -55 to 125 16 Ld SBDIP D16.3
CA3338AD ±0.75 LSB -55 to 125 16 Ld SBDIP D16.3
CA3338M ±1.0 LSB -40 to 85 16 Ld SOIC M16.3
CA3338AM ±0.75 LSB -40 to 85 16 Ld SOIC M16.3
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
10-11
File Number 1850.2
CA3338, CA3338A
STRAIGHT LINE
FROM “0” SCALE
TO FULL SCALE
VOLTAGE
= IDEAL TRANSFER CURVE
= ACTUAL TRANSFER CURVE
INTEGRAL LINEARITY
ERROR (SHOWN -)
delays. The VREF+ (and VREF- if bipolar) terminal should be
well bypassed as near the chip as possible.
“Glitch” energy is defined as a spurious voltage that occurs as
the output is changed from one voltage to another. In a binary
input converter, it is usually highest at the most significant bit
transition (7FHEX to 80HEX for an 8 bit device), and can be
measured by displaying the output as the input code alter-
nates around that point. The “glitch” energy is the area
between the actual output display and an ideal one LSB step
voltage (subtracting negative area from positive), at either the
positive or negative-going step. It is usually expressed in pV/s.
AB
C A = IDEAL STEP SIZE (1/255 OF FULL
SCALE -“0” SCALE VOLTAGE)
B - A = +DIFFERENTIAL LINEARITY ERROR
C - A = -DIFFERENTIAL LINEARITY ERROR
0
00 INPUT CODE
FIGURE 4. D/A INTEGRAL AND DIFFERENTIAL LINEARITY
ERROR
Dynamic Characteristics
Keeping the full-scale range (VREF+ - VREF-) as high as
possible gives the best linearity and lowest “glitch” energy
(referred to 1V). This provides the best “P” and “N” channel
gate drives (hence saturation resistance) and propagation
The CA3338 uses a modified R2R ladder, where the 3 most
significant bits drive a bar graph decoder and 7 equally
weighted resistors. This makes the “glitch” energy at each 1/8
scale transition (1FHEX to 20HEX, 3FHEX to 40HEX, etc.)
essentially equal, and far less than the MSB transition would
otherwise display.
For the purpose of comparison to other converters, the output
should be resistively divided to 1V full scale. Figure 5 shows a
typical hook-up for checking “glitch” energy or settling time.
The settling time of the A/D is mainly a function of the output
resistance (approximately 160Ω in parallel with the load resis-
tance) and the load plus internal chip capacitance. Both
“glitch” energy and settling time measurements require very
good circuit and probe grounding: a probe tip connector such
as Tektronix part number 131-0258-00 is recommended.
CLOCK
8 DATA BITS
+5V
15 LE
CA3338
1-7, 9
D0 - D7
16
VDD
+
14
COMP
8 VSS
12
VOUT
VREF+ 13
VREF- 11
VEE 10
+5V
+2.5V
-2.5V
R1
+
+
PROBE TIP
OR BNC
CONNECTOR
R2
REMOTE
VOUT
R3
DIGITAL
GROUND
FUNCTION
CONNECTOR
R1 R2
Oscilloscope Display
Probe Tip
82Ω 62Ω
Match 93Ω Cable
BNC
75 160
Match 75Ω Cable
BNC
18 130
Match 50Ω Cable
BNC
Short
75
NOTES:
2. VOUT(P-P) is approximate, and will vary as ROUT of D/A varies.
3. All drawn capacitors are 0.1µF multilayer ceramic/4.7µF tantalum.
4. Dashed connections are for unipolar operation. Solid connection are for bipolar operation.
FIGURE 5. CA3338 DYNAMIC TEST CIRCUIT
R3
N/C
93
75
50
ANALOG
GROUND
VOUT (P-P)
1V
1V
1V
0 79V
10-16
6 Page | ||
Seiten | Gesamt 7 Seiten | |
PDF Download | [ CA3338D Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
CA3338 | CMOS Video Speed/ 8-Bit/ 50 MSPS/ R2R D/A Converters | Intersil Corporation |
CA3338A | CMOS Video Speed/ 8-Bit/ 50 MSPS/ R2R D/A Converters | Intersil Corporation |
CA3338AD | CMOS Video Speed/ 8-Bit/ 50 MSPS/ R2R D/A Converters | Intersil Corporation |
CA3338AE | CMOS Video Speed/ 8-Bit/ 50 MSPS/ R2R D/A Converters | Intersil Corporation |
CA3338AM | CMOS Video Speed/ 8-Bit/ 50 MSPS/ R2R D/A Converters | Intersil Corporation |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |