Datenblatt-pdf.com


CD4027BMS Schematic ( PDF Datasheet ) - Intersil Corporation

Teilenummer CD4027BMS
Beschreibung CMOS Dual J-K Master-Slave Flip-Flop
Hersteller Intersil Corporation
Logo Intersil Corporation Logo 




Gesamt 8 Seiten
CD4027BMS Datasheet, Funktion
CD4027BMS
December 1992
CMOS Dual J-K
Master-Slave Flip-Flop
Features
Pinout
• High Voltage Type (20V Rating)
• Set - Reset Capability
CD4027BMS
TOP VIEW
• Static Flip-Flop Operation - Retains State Indefinitely
with Clock Level Either “High” or “Low”
• Medium Speed Operation - 16MHz (typ.) Clock Toggle
Rate at 10V
• Standardized Symmetrical Output Characteristics
• 100% Tested For Quiescent Current at 20V
• Maximum Input Current of 1µA at 18V Over Full
Package-Temperature Range;
- 100nA at 18V and +25oC
Q2 1
Q2 2
CLOCK 2 3
RESET 2 4
K2 5
J2 6
SET 2 7
VSS 8
16 VDD
15 Q1
14 Q1
13 CLOCK 1
12 RESET 1
11 K1
10 J1
9 SET 1
• Noise Margin (Over Full Package Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
• Registers, Counters, Control Circuits
Functional Diagram
SET 1
J1 10
K1 11
CLOCK1 13
RESET1 12
SET2 7
VDD
9 16
F/F1
15 Q1
14 Q1
Description
CD4027BMS is a single monolithic chip integrated circuit con-
taining two identical complementary-symmetry J-K master-
slave flip-flops. Each flip-flop has provisions for individual J, K,
Set Reset, and Clock input signals. Buffered Q and Q signals
are provided as outputs. This input-output arrangement pro-
vides for compatible operation with the Intersil CD4013B dual D
type flip-flop.
J2 6
K2 5
CLOCK2 3
RESET 2
F/F2
1 Q2
2 Q2
48
VSS
The CD4027BMS is useful in performing control, register, and
toggle functions. Logic levels present at the J and K inputs
along with internal self-steering control the state of each flip-
flop; changes in the flip-flop state are synchronous with the pos-
itive-going transition of the clock pulse. Set and reset functions
are independent of the clock and are initiated when a high level
signal is present at either the Set or Reset input.
The CD4027BMS is supplied in these 16-lead outline pack-
ages:
Braze Seal DIP H4T
Frit Seal DIP
H1E
Ceramic Flatpack H6W
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-780
File Number 3302






CD4027BMS Datasheet, Funktion
CD4027BMS
TABLE 8. BURN-IN AND IRRADIATION TEST CONNECTIONS
OSCILLATOR
FUNCTION
OPEN
GROUND
VDD
9V ± -0.5V
50kHz
25kHz
Static Burn-In 1
Note 1
1, 2, 14, 15
3 - 13
16
Static Burn-In 2
Note 1
1, 2, 14, 15
8 3 - 7, 9 - 13, 16
Dynamic Burn-
In Note 2
-
4, 7 - 9, 12
5, 6, 10, 11, 16
12, 14, 15
3, 13
Irradiation
Note 3
1, 2, 14, 15
8 3 - 7, 9 - 13, 16
NOTE:
1. Each pin except VDD and GND will have a series resistor of 10K ± 5%, VDD = 18V ± 0.5V
2. Each pin except VDD and GND will have a series resistor of 4.75K ± 5%, VDD = 18V ± 0.5V
3. Each pin except VDD and GND will have a series resistor of 47K ± 5%; Group E, Subgroup 2, sample size is 4 dice/wafer, 0 failures,
VDD = 10V ± 0.5V
Logic Diagram
RESET
*4(12)
J
*6(10)
K
*5(11)
SET
*7(9)
CL
MASTER
p
TG
n
CL CL
p
TG
n
CL
CL
p SLAVE
TG
n
CL CL
p
TG
n
CL
Q
2(14)
Q
1(15)
VDD
*3(13)
CLOCK
CL CL
* ALL INPUTS ARE
PROTECTED BY
CMOS PROTECTION
NETWORK
LOGIC DIAGRAM AND TRUTH TABLE FOR CD4027BMS (ONE OF TWO IDENTICAL J-K FLIP-FLOPS)
TRUTH TABLE
PRESENT STATE
NEXT STATE
INPUTS
OUTPUT
OUTPUTS
JKSR
Q
CL* Q Q
1X00
0
10
X000
1
10
0X00
0
01
X100
1
01
XX0 0
X
No Change
XX1 0
X
X 10
XX0 1
X
X 01
XX1 1
X
X 11
Logic 1 = High Level
Logic 0 = Low Level
* = Level change
X = Don’t care
VSS
7-785

6 Page







SeitenGesamt 8 Seiten
PDF Download[ CD4027BMS Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
CD4027BMDual J-K Master/Slave Flip-Flop with Set and ResetNational Semiconductor
National Semiconductor
CD4027BMSCMOS Dual J-K Master-Slave Flip-FlopIntersil Corporation
Intersil Corporation

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche