Datenblatt-pdf.com


AD9637 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD9637
Beschreibung 1.8V Analog-to-Digital Converter
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 30 Seiten
AD9637 Datasheet, Funktion
Data Sheet
Octal, 12-Bit, 40/80 MSPS, Serial LVDS,
1.8 V Analog-to-Digital Converter
AD9637
FEATURES
Low power: 60 mW per channel at 80 MSPS with scalable
power options
SNR = 71.5 dBFS (to Nyquist)
SFDR = 92 dBc (to Nyquist)
DNL = ±0.4 LSB (typical), INL = ±0.5 LSB (typical)
Serial LVDS (ANSI-644, default)
Low power, reduced signal option (similar to IEEE 1596.3)
Data and frame clock outputs
650 MHz full power analog bandwidth
2 V p-p differential input voltage range
1.8 V supply operation
Serial port control
Full chip and individual channel power-down modes
Flexible bit orientation
Built-in and custom digital test pattern generation
Programmable clock and data alignment
Programmable output resolution
Standby mode
APPLICATIONS
Medical imaging and nondestructive ultrasound
Portable ultrasound and digital beam-forming systems
Quadrature radio receivers
Diversity radio receivers
Optical networking
Test equipment
GENERAL DESCRIPTION
The AD9637 is an octal, 12-bit, 40/80 MSPS analog-to-digital
converter (ADC) with an on-chip sample-and-hold circuit
designed for low cost, low power, small size, and ease of use.
The product operates at a conversion rate of up to 80 MSPS and
is optimized for outstanding dynamic performance and low
power in applications where a small package size is critical.
The ADC requires a single 1.8 V power supply and LVPECL-/
CMOS-/LVDS-compatible sample rate clock for full performance
operation. No external reference or driver components are
required for many applications.
The ADC automatically multiplies the sample rate clock for the
appropriate LVDS serial data rate. A data clock output (DCO) for
capturing data on the output and a frame clock output (FCO) for
signaling a new output byte are provided. Individual channel
power-down is supported and typically consumes less than 2 mW
when all channels are disabled.
The ADC contains several features designed to maximize
flexibility and minimize system cost, such as programmable
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
VIN+ A
VIN– A
VIN+ B
VIN– B
VIN+ C
VIN– C
VIN+ D
VIN– D
VIN+ E
VIN– E
VIN+ F
VIN– F
VIN+ G
VIN– G
VIN+ H
VIN– H
VREF
SENSE
VCM
SYNC
FUNCTIONAL BLOCK DIAGRAM
AVDD
PDWN
DRVDD
AD9637
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
12
ADC
SERIAL
LVDS
D+ A
D– A
D+ B
D– B
D+ C
D– C
D+ D
D– D
D+ E
D– E
D+ F
D– F
D+ G
D– G
D+ H
D– H
REF
SELECT
1.0V
SERIAL PORT
INTERFACE
DATA
RATE
MULTIPLIER
FCO+
FCO–
DCO+
DCO–
RBIAS
AGND
CSB SDIO/ SCLK/
DFS DTP
Figure 1.
CLK+ CLK–
clock and data alignment and programmable digital test pattern
generation. The available digital test patterns include built-in
deterministic and pseudorandom patterns, along with custom user-
defined test patterns entered via the serial port interface (SPI).
The AD9637 is available in a RoHS-compliant, 64-lead LFCSP. It is
specified over the industrial temperature range of −40°C to +85°C.
This product is protected by a U.S. patent.
PRODUCT HIGHLIGHTS
1. Small Footprint. Eight ADCs are contained in a small,
space-saving package.
2. Low Power of 60 mW/Channel at 80 MSPS with Scalable
Power Options.
3. Ease of Use. A data clock output (DCO) is provided that
operates at frequencies of up to 480 MHz and supports
double data rate (DDR) operation.
4. User Flexibility. The SPI control offers a wide range of
flexible features to meet specific system requirements.
5. Pin Compatible with the AD9257 (14-Bit Octal ADC).
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2011–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com






AD9637 Datasheet, Funktion
Data Sheet
AD9637
Parameter1
CROSSTALK2
Crosstalk (Overrange Condition)3
ANALOG INPUT BANDWIDTH, FULL POWER
Temp
25°C
25°C
25°C
AD9637-40
−98
−89
650
AD9637-80
−96
−89
650
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2 Crosstalk is measured at 10 MHz with −1.0 dBFS analog input on one channel and no input on the adjacent channel.
3 Overrange condition is 3 dB above the full-scale input range.
Unit
dB
dB
MHz
DIGITAL SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.
Table 3.
Parameter1
CLOCK INPUTS (CLK+, CLK−)
Logic Compliance
Differential Input Voltage2
Input Voltage Range
Input Common-Mode Voltage
Input Resistance (Differential)
Input Capacitance
LOGIC INPUTS (PDWN, SYNC, SCLK)
Logic 1 Voltage
Logic 0 Voltage
Input Resistance
Input Capacitance
LOGIC INPUT (CSB)
Logic 1 Voltage
Logic 0 Voltage
Input Resistance
Input Capacitance
LOGIC INPUT (SDIO)
Logic 1 Voltage
Logic 0 Voltage
Input Resistance
Input Capacitance
LOGIC OUTPUT (SDIO)3
Logic 1 Voltage (IOH = 800 μA)
Logic 0 Voltage (IOL = 50 μA)
DIGITAL OUTPUTS (D± x), ANSI-644
Logic Compliance
Differential Output Voltage (VOD)
Output Offset Voltage (VOS)
Output Coding (Default)
DIGITAL OUTPUTS (D± x), LOW POWER,
REDUCED SIGNAL OPTION
Logic Compliance
Differential Output Voltage (VOD)
Output Offset Voltage (VOS)
Output Coding (Default)
Temp Min
Full 0.2
Full AGND − 0.2
Full
25°C
25°C
Full 1.2
Full 0
25°C
25°C
Full 1.2
Full 0
25°C
25°C
Full 1.2
Full 0
25°C
25°C
Full
Full
Full 247
Full 1.13
Typ Max
CMOS/LVDS/LVPECL
3.6
AVDD + 0.2
0.9
15
4
AVDD + 0.2
0.8
30
2
AVDD + 0.2
0.8
26
2
AVDD + 0.2
0.8
26
5
1.79
0.05
LVDS
350 454
1.21 1.38
Twos complement
Full 150
Full 1.13
LVDS
200 250
1.21 1.38
Twos complement
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2 This is specified for LVDS and LVPECL only.
3 This is specified for 13 SDIO/DFS pins sharing the same connection.
Unit
V p-p
V
V
kΩ
pF
V
V
kΩ
pF
V
V
kΩ
pF
V
V
kΩ
pF
V
V
mV
V
mV
V
Rev. A | Page 5 of 40

6 Page









AD9637 pdf, datenblatt
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
AD9637-80
0
80MSPS
–15 9.7MHz AT –1dBFS
SNR = 70.8dB (71.8dBFS)
–30 SFDR = 92.7dBc
–45
–60
–75
–90
–105
–120
–135
4 8 12 16 20 24 28 32 36
FREQUENCY (MHz)
Figure 6. Single-Tone 16k FFT with fIN = 9.7 MHz, fSAMPLE = 80 MSPS
0
80MSPS
–15 63.5MHz AT –1dBFS
SNR = 70.5dB (71.5dBFS)
–30 SFDR = 93.2dBc
–45
–60
–75
–90
–105
–120
–135
4 8 12 16 20 24 28 32 36
FREQUENCY (MHz)
Figure 7. Single-Tone 16k FFT with fIN = 63.5 MHz, fSAMPLE = 80 MSPS, CLK
Divider = 8
0
–15
–30
–45
–60
–75
–90
+ F2 – F1
–105
F1 + F2
2F1 + F2
2F2 + F1
2F1 – F2
2F2 – F1
–120
–135
4 8 12 16 20 24 28 32 36
FREQUENCY (MHz)
Figure 8. Two-Tone 16k FFT with fIN1 = 30 MHz and fIN2 = 32 MHz,
fSAMPLE = 80 MSPS
AD9637
0
80MSPS
–15 19.7MHz AT –1dBFS
SNR = 70.7dB (71.7dBFS)
–30 SFDR = 90.1dBc
–45
–60
–75
–90
–105
–120
–135
4 8 12 16 20 24 28 32 36
FREQUENCY (MHz)
Figure 9. Single-Tone 16k FFT with fIN = 19.7 MHz, fSAMPLE = 80 MSPS, CLK
Divider = 8
0
80MSPS
–15 30.5MHz AT –1dBFS
SNR = 70.7dB (71.7dBFS)
–30 SFDR = 90.7dBc
–45
–60
–75
–90
–105
–120
–135
4 8 12 16 20 24 28 32 36
FREQUENCY (MHz)
Figure 10. Single-Tone 16k FFT with fIN = 30.5 MHz, fSAMPLE = 80 MSPS, CLK
Divider = 8
0
80MSPS
–15 123.5MHz AT –1dBFS
SNR = 69.6dB (70.6dBFS)
–30 SFDR = 90.3dBc
–45
–60
–75
–90
–105
–120
–135
4 8 12 16 20 24 28 32 36
FREQUENCY (MHz)
Figure 11. Single-Tone 16k FFT with fIN = 123.5 MHz, fSAMPLE = 80 MSPS, CLK
Divider = 8
Rev. A | Page 11 of 40

12 Page





SeitenGesamt 30 Seiten
PDF Download[ AD9637 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD9630Low Distortion 750 MHz Closed-Loop Buffer AmpAnalog Devices
Analog Devices
AD9631Wide Bandwidth Voltage Feedback Op AmpsAnalog Devices
Analog Devices
AD9632Wide Bandwidth Voltage Feedback Op AmpsAnalog Devices
Analog Devices
AD9633Serial LVDS 1.8 V ADCAnalog Devices
Analog Devices
AD96341.8V Analog-to-Digital ConverterAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche