Datenblatt-pdf.com


GS4910B Schematic ( PDF Datasheet ) - Gennum

Teilenummer GS4910B
Beschreibung HD/SD/Graphics Clock and Timing Generator
Hersteller Gennum
Logo Gennum Logo 




Gesamt 30 Seiten
GS4910B Datasheet, Funktion
GS4911B/GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
Key Features
Video Clock Synthesis
• Generates any video or graphics clock up to 165MHz
• Pre-programmed for 8 video and 13 graphics clocks
• Accuracy of free-running clock frequency limited only by
crystal reference
• One differential and two single-ended video/graphics clock
outputs
• Each clock may be individually delayed for skew control
• Video output clock may be directly connected to Gennum’s
serializers for a SMPTE-compliant HD-SDI output
Audio Clock Synthesis (GS4911B only)
• Three audio clock outputs
• Generates any audio clock up to 512*96kHz
• Pre-programmed for 7 audio clocks
Timing Generation
• Generates up to 8 timing signals at a time
• Choose from 9 pre-programmed timing signals: H and V sync
and blanking, F Sync, F Digital, AFS (GS4911B only), Display
Enable, 10FID, and up to 4 user-defined timing signals
• Pre-programmed to generate timing for 35 different video
formats and 13 different graphic display formats
Genlock Capability
• Clocks may be free-running or genlocked to an input
reference with a variable offset step size of 100-200ps
(depending on exact clock frequency)
• Variable timing offset step size of 100-200ps up to one frame
• Output may be cross-locked to a different input reference
• Freeze operation on loss of reference
• Optional crash or drift lock on application of reference
• Automatic input format detection
General Features
• Reduces design complexity and saves board space - 9mm x
9mm package plus crystal reference replaces multiple
VCXOs, PLLs and timing generators
• Pb-free and RoHS Compliant
• Low power operation typically 300mW
• 1.8V core and 1.8V or 3.3V I/O power supplies
• 64-PIN QFN package
Description
The GS4911B is a highly flexible, digitally controlled clock
synthesis circuit and timing generator with genlock capability. It
can be used to generate video and audio clocks and timing signals,
and allows multiple devices to be genlocked to an input reference.
The GS4910B includes all the features of the GS4911B, but does
not offer audio clocks or AFS pulse generation.
The GS4911B/GS4910B will recognize input reference signals
conforming to 36 different video standards and 16 different
graphic formats, and will genlock the output timing information to
the incoming reference. The GS4911B/GS4910B supports
cross-locking, allowing the output to be genlocked to an incoming
reference that is different from the output video standard
selected.
The user may select to output one of 8 different video sample
clock rates or 13 different graphic display clock rates, or may
program any clock frequency between 13.5MHz and 165MHz.
The chosen clock frequency can be further divided using internal
dividers, and is available on two video clock outputs and one
LVDS video clock output pair. The video clocks are frequency and
phased-locked to the horizontal timing reference, and can be
individually delayed with respect to the timing outputs for clock
skew control.
Eight user-selectable timing outputs are provided that can
automatically produce the following timing signals for 35
different video formats and 13 different graphics formats: HSync,
Hblanking, VSync, Vblanking, F sync, F digital, AFS (GS4911B
only), DE, and 10FID. These timing outputs may be locked to the
input reference signal for genlock timing and may be phase
adjusted via internal registers.
In addition, the GS4911B provides three audio sample clock
outputs that can produce audio clocks up to 512fs with fs ranging
from 9.7kHz to 96kHz. Audio to video phasing is accomplished by
an external 10FID input reference, a 10FID signal specified via
internal registers, or a user-programmed audio frame sequence.
The GS4911B/GS4910B is Pb-free, and the encapsulation
compound does not contain halogenated flame retardant (RoHS
Compliant).
Applications
• Video cameras; Digital audio and/or video recording/play
back devices; Digital audio and/or video processing devices;
Computer/video displays; DVD/MPEG devices; Digital Set
top boxes; Video projectors; High definition video systems;
Multi-media PC applications
GS4911B/GS4910B HD/SD/Graphics Clock and Timing
Generator with GENLOCK
Data Sheet
36655 - 5
June 2009
www.gennum.com
1 of 119






GS4910B Datasheet, Funktion
3.8.4 TIMING_OUT Pins ............................................................................................................. 71
3.9 Custom Clock Generation ........................................................................................................... 72
3.9.1 Programming a Custom Video Clock.......................................................................... 72
3.9.2 Programming a Custom Audio Clock (GS4911B only) .......................................... 73
3.10 Custom Output Timing Signal Generation ......................................................................... 74
3.10.1 Custom Input Reference ............................................................................................... 75
3.11 Extended Audio Mode for HD Demux using the Gennum Audio Core ................... 75
3.12 GSPI Host Interface ..................................................................................................................... 76
3.12.1 Command Word Description ...................................................................................... 77
3.12.2 Data Read and Write Timing ....................................................................................... 78
3.12.3 Configuration and Status Registers........................................................................... 79
3.13 JTAG ............................................................................................................................................... 110
3.14 Device Power-Up ...................................................................................................................... 111
3.14.1 Power Supply Sequencing ......................................................................................... 111
3.15 Device Reset ................................................................................................................................ 111
4. Application Reference Design ............................................................................................................. 112
4.1 GS4911B Typical Application Circuit ................................................................................... 112
4.2 GS4910B Typical Application Circuit ................................................................................... 113
5. References & Relevant Standards ....................................................................................................... 114
6. Package & Ordering Information ........................................................................................................ 115
6.1 Package Dimensions ................................................................................................................... 115
6.2 Solder Reflow Profiles ................................................................................................................ 116
6.3 Recommended PCB Footprint ................................................................................................. 117
6.4 Packaging Data ............................................................................................................................. 117
6.5 Ordering Information ................................................................................................................. 118
List of Figures
GS4911B Functional Block Diagram ......................................................................................................... 2
GS4910B Functional Block Diagram ......................................................................................................... 3
Figure 1-1: XTAL1 and XTAL2 Reference Circuits .............................................................................. 20
Figure 2-1: PCLK to TIMING_OUT Signal Output Timing ................................................................. 36
Figure 3-1: HD-SD Calculation .................................................................................................................. 40
Figure 3-2: Output Accuracy and Modes of Operation ..................................................................... 42
Figure 3-3: Example HSYNC, VSYNC, and FSYNC Analog Input Timing from a
Sync Separator ................................................................................................................................................ 43
Figure 3-4: Example H Blanking, V Blanking, and F Digital Input Timing from an
SDI Deserializer .............................................................................................................................................. 44
Figure 3-5: 10FID Input Timing ................................................................................................................. 45
Figure 3-6: Internal Video Genlock Block ............................................................................................. 54
Figure 3-7: Internal Audio Genlock Block ............................................................................................. 56
Figure 3-8: Default 10FID Output Timing .............................................................................................. 67
Figure 3-9: Optional 10FID Output Timing ........................................................................................... 68
Figure 3-10: AFS Output Timing ............................................................................................................... 69
Figure 3-11: USER Programmable Output Signal ................................................................................ 70
GS4911B/GS4910B HD/SD/Graphics Clock and Timing
Generator with GENLOCK
Data Sheet
36655 - 5
June 2009
6 of 119

6 Page









GS4910B pdf, datenblatt
Table 1-1: Pin Descriptions (Continued)
Pin
Number
17
Name
VSYNC
18, 31, 38, IO_VDD
50, 62
19 FSYNC
Timing
Type Description
Non Input
Synchronous
– Power
Supply
Non Input
Synchronous
REFERENCE SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
The VSYNC external reference signal is applied to this pin by the
application layer. When the GS4911B/GS4910B is operating in
Genlock mode, the device senses the polarity of the VSYNC input
automatically, and references to the leading edge.
If the user wishes to select one of the pre-programmed video and/or
timing output signals provided by the device, then this signal must
adhere to one of the 36 defined video or 16 different graphics
display standards supported by the device. In this mode of
operation, the VSYNC input provides a vertical scanning reference
signal.
The VSYNC signal may have analog timing, such as from a sync
separator, or may be digital such as from an SDI deserializer.
Section 1.4 on page 20 describes the 36 video formats and 16
graphic formats recognized by the GS4911B/GS4910B.
Most positive power supply connection for the digital I/O signals.
Connect to either +1.8V DC or +3.3V DC.
NOTE: All five IO_VDD pins must be powered by the same voltage.
REFERENCE SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
The FSYNC external reference signal is applied to this pin by the
application layer.
The first field is defined as the field in which the first broad pulse
(also known as serration) is in the first half of a line. The FSYNC
signal should be set HIGH during the first field for sync-based
references.
If the user wishes to select one of the pre-programmed video and/or
timing output signals provided by the device, then this signal must
adhere to one of the 36 defined video or 16 different graphics
display standards supported by the device. In this mode of
operation, the FSYNC input provides an odd/even field input
reference.
The FSYNC signal may have analog timing, such as from a sync
separator, or may be digital such as from an SDI deserializer.
Section 1.4 on page 20 describes the 36 video formats and 16
graphic formats recognized by the GS4911B/GS4910B.
For blanking-based references, the FSYNC signal should be set HIGH
during the second field.
NOTE: If the input reference format does not include an F sync
signal, this pin should be held LOW.
GS4911B/GS4910B HD/SD/Graphics Clock and Timing
Generator with GENLOCK
Data Sheet
36655 - 5
June 2009
12 of 119

12 Page





SeitenGesamt 30 Seiten
PDF Download[ GS4910B Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
GS4910BHD/SD/Graphics Clock and Timing GeneratorGennum
Gennum

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche