|
|
PDF A1192-F Data sheet ( Hoja de datos )
| Número de pieza | A1192-F | |
| Descripción | Two-Wire Hall-Effect Switches | |
| Fabricantes | Allegro | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de A1192-F (archivo pdf) en la parte inferior de esta página. Total 22 Páginas | ||
|
No Preview Available !
A119x and A119x-F
Programmable, Chopper-Stabilized, Two-Wire Hall-Effect Switches
FEATURES AND BENEFITS
▪ Choice of factory-set temperature coefficient (TC) for use
with ferrite or rare-earth magnets
▪ Field programmable for optimized switchpoints
▪ AEC-Q100 automotive qualified
▫ On-board voltage regulator: 3 to 24 V operation
▪ High-speed, 4-phase chopper stabilization
▫ Low switchpoint drift throughout temperature range
▫ Low sensitivity to thermal and mechanical stresses
▪ On-chip protection
▫ Supply transient protection
▫ Reverse-battery protection
▫ Industry-leading ISO 7637-2 performance through use of
proprietary, 40 V clamping structure
▪ Solid-state reliability
▪ Robust EMC and ESD performance
▪ UB package with integrated 0.1 µF bypass capacitor
Packages
3-pin SOT23-W
2 mm × 3 mm × 1
mm (suffix LH)
3-pin ultramini SIP
1.5 mm × 4 mm × 3
mm (suffix UA)
2-pin ultramini SIP
1.5 mm × 4 mm × 4
mm (suffix UB)
Not to scale
DESCRIPTION
The A119x and A119x-F comprise a family of two-wire,
unipolar, Hall-effect switches, which can be trimmed by the
user at end-of-line to optimize magnetic switchpoint accuracy
in the application. The latter (-F option) are temperature-
compensated for use with ferrite magnets. These devices are
produced on theAllegro™ advanced BiCMOS wafer fabrication
process, which implements a patented high-frequency, 4-phase,
chopper stabilization technique. This technique achieves
magnetic stability over the full operating temperature range,
and eliminates offsets inherent in devices with a single Hall
element that are exposed to harsh application environments.
The A119x and A119x-F family has a number of automotive
applications. These include sensing seat track position, seat belt
buckle presence, hood/trunk latching, and shift selector position.
Two-wire unipolar switches are particularly advantageous in
cost-sensitive applications because they require one less wire
for operation versus the more traditional open-collector output
switches. Additionally, the system designer inherently gains
diagnostics because there is always output current flowing,
which should be in either of two narrow ranges. Any current
level not within these ranges indicates a fault condition.
All family members are offered in three package styles. The LH
is a SOT-23W style, miniature, low-profile package for surface-
mount applications. The UA is a 3-pin, ultra-mini, single inline
package (SIP) for through-hole mounting. The UB is a 2-pin single
inline package (SIP) for through-hole mounting that integrates
the power supply decoupling capacitor. All three packages are
lead (Pb) free, with 100% matte-tin leadframe plating.
UB package only
V+ VCC
LH & UA
package
only
0.01 µF
0.1 µF
Regulator
To all subcircuits
Clock/Logic
Program / Lock
Offset Adjust
ICC Adjust
Amp
Polarity
Low-Pass
Filter
Schmitt
Trigger
A1190-DS, Rev. 7
Functional Block Diagram
GND
UA package only
GND
1 page  
A119x and A119x-F
Programmable, Chopper-Stabilized,
Two-Wire Hall-Effect Switches
ELECTRICAL CHARACTERISTICS: Valid at TA = –40°C to 150°C, TJ < TJ(max), through operating supply voltage range, unless
otherwise noted
Characteristics
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
Supply Voltage1
Supply Current
Supply Zener Clamp Voltage
Supply Zener Clamp Current
VCC
ICC(L)
ICC(H)
VZ(sup)
IZ(sup)
Operating, TJ ≤ 165 °C
A1190
B > BOP
A1192, A1192-F
B > BOP
A1193, A1193-F
B < BRP
A1190, A1192, A1192-F
B < BRP
A1193, A1193-F
B > BOP
ICC = ICC(L)(max) + 3 mA, TA = 25°C
VZ(sup) = 28 V
3 – 24 V
2 – 5 mA
5 – 6.9 mA
5 – 6.9 mA
12 – 17 mA
12 – 17 mA
28 –
–
V
–
–
ICC(L)(max)
+ 3 mA
mA
Reverse Supply Current
IRCC
VRCC = –18 V
– – –1.6 mA
Output Slew Rate
LH, UA package (no bypass capacitor2);
di/dt capacitance of probe CS = 20 pF
UB package (integrated capacitor3);
capacitance of probe CS = 20 pF
– 90 – mA / µs
– 0.22 – mA/µs
Chopping Frequency
fC
– 700 –
kHz
LH, UA packages: A1190,
A1192, A1192-F
CBYP = 0.01 µF,
B > BOP + 10 G
– – 25 µs
Power-Up Time4
ton
UB package3: A1190, A1192,
A1192-F
B > BOP + 10 G
LH, UA packages: A1193,
A1193-F
CBYP = 0.01 µF,
B < BRP – 10 G
– – 25 µs
– – 25 µs
UB package3: A1193, A1193-F B < BRP – 10 G
– – 25 µs
Power-Up State5,6
POS ton < ton(max) , VCC slew rate > 25 mV / µs
– ICC(H) –
–
1 VCC represents the generated voltage between the VCC pin and the GND pin.
2 Measured without bypass capacitor between VCC pin and the GND pin. Use of a bypass capacitor results in slower current change.
3 Measured with internal bypass capacitor (0.1 µF) between VCC and GND. Additional bypass capacitance results in slower current change.
4 Guaranteed by characterization and design.
5 Power-Up State as defined is true only with a VCC slew rate of 25 mV / µs or greater.
6 For t > ton and BRP < B < BOP , Power-Up State is not defined.
MAGNETIC CHARACTERISTICS1: Valid at TA = –40°C to 150°C, TJ ≤ TJ (max), unless otherwise noted
Characteristics
Symbol
Test Conditions
Min.
Typ.
Max.
Unit2
Initial Operate Point
Programmable Magnetic
Operating Point
BOP(init)
BOP
TA = 25°C
– –14 10
10 – 200
G
G
Average Magnetic Step Size3
Switchpoint Temperature Drift
STEPBOP
ΔBOP
TA = 25°C, VCC = 5 V
A1190, A1192, A1193
A1192-F, A1193-F
10 to 200 G
3 4.8 7.5
G
– ±20 –
G
– –0.25 –
%/°C
Hysteresis
BHYS
5 – 30
1 Relative values of B use the algebraic convention, where positive values indicate south magnetic polarity, and negative values indicate north
magnetic polarity; therefore greater B values indicate a stronger south polarity field (or a weaker north polarity field, if present).
2 1 G (gauss) = 0.1 mT (millitesla).
3 STEPBOP is a calculated average from the cumulative programmed bits.
G
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
5
5 Page 
A119x and A119x-F
Programmable, Chopper-Stabilized,
Two-Wire Hall-Effect Switches
Chopper Stabilization Technique
When using Hall-effect technology, a limiting factor for
switchpoint accuracy is the small signal voltage developed
across the Hall element. This voltage is disproportionally small
relative to the offset that can be produced at the output of the
Hall sensor IC. This makes it difficult to process the signal while
maintaining an accurate, reliable output over the specified oper-
ating temperature and voltage ranges. Chopper stabilization is
a unique approach used to minimize Hall offset on the chip. The
patented Allegro technique, namely Dynamic Quadrature Offset
Cancellation, removes key sources of the output drift induced by
thermal and mechanical stresses. This offset reduction technique
is based on a signal modulation-demodulation process. The
undesired offset signal is separated from the magnetic field-
induced signal in the frequency domain, through modulation.
The subsequent demodulation acts as a modulation process for
the offset, causing the magnetic field-induced signal to recover
its original spectrum at base band, while the DC offset becomes
a high-frequency signal. The magnetic-sourced signal then can
pass through a low-pass filter, while the modulated DC offset is
suppressed. The chopper stabilization technique uses a 350 kHz
high frequency clock. For demodulation process, a sample and
hold technique is used, where the sampling is performed at twice
the chopper frequency. This high-frequency operation allows
a greater sampling rate, which results in higher accuracy and
faster signal-processing capability. This approach desensitizes
the chip to the effects of thermal and mechanical stresses, and
produces devices that have extremely stable quiescent Hall out-
put voltages and precise recoverability after temperature cycling.
This technique is made possible through the use of a BiCMOS
process, which allows the use of low-offset, low-noise amplifiers
in combination with high-density logic integration and sample-
and-hold circuits.
Regulator
Hall Element
Clock/Logic
Amp
Low-Pass
Filter
Figure 3. Chopper stabilization circuit (Dynamic Quadrature Offset Cancellation)
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
11
11 Page | ||
| Páginas | Total 22 Páginas | |
| PDF Descargar | [ Datasheet A1192-F.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| A1192-F | Two-Wire Hall-Effect Switches | Allegro |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |