CDP68HC68S1M Datasheet PDF - Intersil Corporation
| Part Number | CDP68HC68S1M | |
| Description | Serial Multiplexed Bus Interface | |
| Manufacturers | Intersil Corporation | |
| Logo |  |
|
|
There is a preview and CDP68HC68S1M download ( pdf file ) link at the bottom of this page. Total 14 Pages | ||
Preview 1 page No Preview Available !
CDP68HC68S1
April 1994
Serial Multiplexed Bus Interface
Features
• Differential Bus for Minimal EMl
• High Common Mode Noise Rejection
• Ideal for Twisted Pair Wiring
• Data Collision Detection
• Bus Arbitration
• Idle Detection
• Programmable Clock Divider
• Power-On Reset
Ordering Information
PART
NUMBER
CDP68HC68S1E
CDP68HC68S1M
TEMPERATURE
RANGE
PACKAGE
-40oC to +105oC 14 Lead PDIP
-40oC to +105oC 20 Lead SOIC (W)
Description
The CDP68HC6SS1 Serial Bus Interface Chip (SBlC) provides
a means of interfacing in a Small Area Network configuration,
various microcomputers (MCU’s) containing serial ports. Such
MCU’s include the family of 68HC05 microcontrollers. The SBlC
provides a connection from an MCU’s Serial Communication
Interface (asynchronous UART type interface) or Serial Periph-
eral Interface (synchronous) to a medium speed asynchronous
two wire differential signal bus designed to minimize electro-
magnetic interference. This two wire bus forms the network bus
to which all MCU’s are connected (through SBI chips). See Fig-
ure 1. Each MCU operates independently and may be added or
deleted from the bus with little or no impact on bus operation.
Such a bus is ideal for inter-microcomputer communication in
hazardous electrical environments such as automobiles, aircraft
or industrial control systems.
In addition to acting as bus arbitor and interface for microcom-
puter SCI port to differential bus communication, the
CDP68HC68S1 contains all the circuitry required to convert
and synchronize Non-Return-to-Zero (NRZ) 8-bit data received
on the differential bus and clock the data into a microcomputer’s
SPl port. Likewise, data to be sent by a microcomputer’s SPI
port is converted to asynchronous format by appending start
and stop bits before transmitting to other microcomputers.
Refer to the data sheet for the CDP68HCO5C4 for additional
information regarding CDP68HCO5 microcomputers and their
Serial Communications and Serial Peripheral Interfaces.
The CDP68HC68S1 is supplied in a 14 lead dual-in-line plastic
package (E suffix), and in a 20 lead small outline plastic pack-
age (M suffix).
Operating voltage ranges from 4V to 7V and operating temper-
ature ranges from -40oC to +105oC.
Pinouts
CD68HC68S1 (PDIP)
TOP VIEW
CLK 1
A2
B3
MODE 4
BUS+ 5
BUS- 6
VSS 7
14 VDD
13 CONTROL
12 IDLE
11 CS
10 SCK
9 REC
8 XMIT
CD68HC68S1 (SOIC)
TOP VIEW
CLK 1
A2
B3
MODE 4
NC 5
NC 6
BUS+ 7
NC 8
BUS- 9
VSS 10
20 VDD
19 CONTROL
18 NC
17 IDLE
16 CS
15 SCK
14 NC
13 NC
12 REC
11 XMIT
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
407-727-9207 | Copyright © Intersil Corporation 1999
6-84
File Number 1918.3
|
| |
 
CDP68HC68S1
Functional Pin Description
PIN NUMBER SYMBOL
IN/OUT
DESCRIPTION
1
CLK
Input
This is the clock input that shall be divided by the SBIC (as described in Table 2) and used
as an internal synchronizing clock. The internal clock is then further divided by 128 to de-
termine baud rate, i.e. 128 internal clock periods constitute 1-bit length.
2, 3
A and B
Input
Programing inputs of the clock divider. These inputs are tied to +VDD or VSS depending
upon speed of external clock source. (See Table 2)
4
Mode
Input
This input shall be used in conjunction with CS input to define the mode of operation (see
Table 1). It may be permanently wired to +VDD or VSS or driven high or low by MCU I/O
lines.
5, 6
14, 7
8
9
10
BUS+
and BUS-
Input/Output
This is the two wire differential bus I/O used to transmit and receive data to and from the
differential bus. BUS+ is both responsive to, or driven positive by sourcing current from
an externally established bias point. This sourcing current matches the BUS- I/Os sinking
current. BUS- is both responsive to, or driven negative by sinking current from an exter-
nally established bias point. This sinking current matches the BUS+ I/Os sourcing current.
VDD and
VSS
XMIT
-
Input
Power and ground reference are supplied to the device via these pins. VDD is power and
VSS is ground.
In the SCI mode this data input shall come from the microcomputer standard NRZ asyn-
chronous communications output port (68HC05 SCI port pin TxD). In the SPI modes, it
shall come from the microcomputer’s synchronous output port (68HC05 SPI port pin
MOSl or MlSO).
REC
Output
In the SCI mode this data output shall be fed into the microcomputer asynchronous com-
munications input port (68HC05 SCI port pin RxD). In the SPI modes it shall be fed into
the microcomputer’s synchronous input port (6805 SP1 port pin MOSl or MISO).
SCK
Input/Output
In the SCI mode, this I/O is not required. In both SPI modes this pin is connected to the
68HC05’s SPI port SCK pin. In the normal SPl mode, the SBlC shall produce shift clock
pulses via this pin for synchronously shifting data into and out of the microcomputer. In
the Buffered SPl mode this pin is an input and the microcomputer shall generate the shift
clock pulses. Figure 3 shows the relationship between the serial clock signal and other
SBIC signals in the SPI mode.
11
CS
Input
This input shall be used in conjunction with the mode input and shall be used as a chip
select (see Table 1). It may be permanently wired to +VDD or VSS or driven high or low by
MCU I/O lines.
12
IDLE
Input/Output The microcomputer shall monitor this signal to determine the bus condition and also pull
this line low to generate a break. The IDLE signal goes low when the bus is idle (after
sensing an End of Message condition) and high when the bus is active. On reset, this pin
is set to a logic zero.
13 Control Input/Output The microcomputer shall monitor this I/O pin in the SPl mode to handle transmission and
reception of data. In the SCI and SPI modes, as an output, this pin will go low to indicate
that a data byte is currently active on the bus. In the Buffered SPI mode the control pin
indicates whether the user microcomputer has current access to the SBI chip’s internal 2
byte buffer (signified by a logic high on the control pin). In both SPI modes the control pin
is also effective as an input. In these modes the control pin is pulled low by the user mi-
crocomputer to initiate a transmit operation by the SBlC. The control pin is normally high
when the bus is inactive. On reset, this pin is set to a logic high.
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
6-88
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for CDP68HC68S1M electronic component. |
| Information | Total 14 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ CDP68HC68S1M.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| CDP68HC68S1 | The function is Serial Multiplexed Bus Interface. Intersil Corporation | |
| CDP68HC68S1E | The function is Serial Multiplexed Bus Interface. Intersil Corporation | |
| CDP68HC68S1M | The function is Serial Multiplexed Bus Interface. Intersil Corporation | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
CDP6
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||