Datenblatt-pdf.com


CDP1823C Schematic ( PDF Datasheet ) - Intersil Corporation

Teilenummer CDP1823C
Beschreibung High-Reliability CMOS 128-Word x 8-Bit Static RAM
Hersteller Intersil Corporation
Logo Intersil Corporation Logo 




Gesamt 6 Seiten
CDP1823C Datasheet, Funktion
CDP1823C/3
March 1997
High-Reliability CMOS
128-Word x 8-Bit Static RAM
Features
• For Applications in Aerospace, Military, and Critical
Industrial Equipment
• Compatible with CDP1800-Series Microprocessors at
Maximum Speed
• Interfaces with CDP1800-Series Microprocessors
without Additional Components
• Fast Access Time
• At VDD = 5V, +25oC . . . . . . . . . . . . . . . . . . . . . . . . 275ns
• Single Voltage Supply
• Common Data Inputs and Outputs
• Multiple Chip Select Inputs to Simplify Memory
System Expansion
• High Noise Immunity . . . . . . . . . . . . . . . . . . 30% of VDD
• Memory Retention for Standby Battery Voltage Down
to 2V at 25oC
• Latch-Up-Free Transient Radiation Tolerance
Ordering Information
PART NUMBER
PACKAGE TEMP. RANGE
(5V)
SBDIP
-55oC to +125oC CDP1823CD3
PKG. NO.
D24.6
Description
The CDP1823C/3 is a 128 word x 8-bit CMOS/SOS static
random access memory. It is compatible with the CDP1802,
CDP1804, CDP1805, and CDP1806 microprocessors, and
will interface directly without additional components. The
CDP1823C has a recommended operating voltage range of
4V to 6.5V.
The CDP1823C memory has 8 common data input and data
output terminals for direct connection to a bidirectional data
bus and is operated from a single voltage supply. Five chip
select inputs are provided to simplify memory system
expansion. In order to enable the CDP1823C, the chip select
inputs CS2, CS3, and CS5 require a low input signal, and
the chip select inputs CS1 and CS4 require a high input
signal.
The MRD signal enables all 8 output drivers when in the low
state and should be in a high state during a write cycle.
After valid data appear at the output, the address inputs may
be changed immediately. Output data will be valid until either
the MRD signal goes high, the device is deselected, or tAA
(access time) after address changes.
Pinout
CDP1823C/3
(SBDIP)
TOP VIEW
BUS 0 1
BUS 1 2
BUS 2 3
BUS 3 4
BUS 4 5
BUS 5 6
BUS 6 7
BUS 7 8
CS1 9
CS2 10
CS3 11
VSS 12
24 VDD
23 A0
22 A1
21 A2
20 A3
19 A4
18 A5
17 A6
16 MWR
15 MRD
14 CS5
13 CS4
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
6-31
File Number 2982.1






CDP1823C Datasheet, Funktion
VDD
tCDR
CDP1823C/3
DATA RETENTION
MODE
0.95 VDD
tf
VDR
0.95 VDD
tr
tRC
CS
VIH
VIL
VIH
VIL
FIGURE 3. LOW VDD DATA RETENTION WAVEFORMS
R
A15
R
A14
R
A13
A12
A11
A10
1
2
3
4
5
6
7
8
9
10
11
12
R = 10kΩ ±20%
24 VDD
23 A0
22 A1
21 A2
20 A3
19 A4
18 A5
17 A6
16 01
15 A7
14 A8
13 A9
PACKAGE
D
TEMPERATURE
125oC
DURATION
160 Hrs
VDD
7V
0
01
A0
A1
1.6 2.2 5.0
6.6 7.2
10.0
VDD
0
VDD
0
VDD
0
NOTE:
1. A1 - A11 are division by 2 based on A0.
FIGURE 4. DYNAMIC/OPERATING BURN-IN CIRCUIT AND TIMING DIAGRAM
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
6-36

6 Page







SeitenGesamt 6 Seiten
PDF Download[ CDP1823C Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
CDP1823128-Word x 8-Bit LSI Static RAMIntersil Corporation
Intersil Corporation
CDP1823128-Word x 8-Bit Static Random-Access MemoryGE
GE
CDP1823CHigh-Reliability CMOS 128-Word x 8-Bit Static RAMIntersil Corporation
Intersil Corporation
CDP1823C128-Word x 8-Bit Static Random-Access MemoryGE
GE

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche