Datenblatt-pdf.com


DM54LS191 Schematic ( PDF Datasheet ) - National Semiconductor

Teilenummer DM54LS191
Beschreibung Synchronous 4-Bit Up/Down Counters
Hersteller National Semiconductor
Logo National Semiconductor Logo 




Gesamt 8 Seiten
DM54LS191 Datasheet, Funktion
May 1989
DM54LS190 DM74LS190 DM54LS191 DM74LS191
Synchronous 4-Bit Up Down Counters with Mode Control
General Description
These circuits are synchronous reversible up down coun-
ters The LS191 is a 4-bit binary counter and the LS190 is a
BCD counter Synchronous operation is provided by having
all flip-flops clocked simultaneously so that the outputs
change simultaneously when so instructed by the steering
logic This mode of operation eliminates the output counting
spikes normally associated with asynchronous (ripple clock)
counters
The outputs of the four master-slave flip-flops are triggered
on a low-to-high level transition of the clock input if the
enable input is low A high at the enable input inhibits count-
ing Level changes at either the enable input or the down
up input should be made only when the clock input is high
The direction of the count is determined by the level of the
down up input When low the counter counts up and when
high it counts down
These counters are fully programmable that is the outputs
may be preset to either level by placing a low on the load
input and entering the desired data at the data inputs The
output will change independent of the level of the clock in-
put This feature allows the counters to be used as modulo-
N dividers by simply modifying the count length with the
preset inputs
The clock down up and load inputs are buffered to lower
the drive requirement which significantly reduces the num-
ber of clock drivers etc required for long parallel words
Two outputs have been made available to perform the cas-
cading function ripple clock and maximum minimum count
The latter output produces a high-level output pulse with a
duration approximately equal to one complete cycle of the
clock when the counter overflows or underflows The ripple
clock output produces a low-level output pulse equal in
width to the low-level portion of the clock input when an
overflow or underflow condition exists The counters can be
easily cascaded by feeding the ripple clock output to the
enable input of the succeeding counter if parallel clocking is
used or to the clock input if parallel enabling is used The
maximum minimum count output can be used to accom-
plish look-ahead for high-speed operation
Features
Y Counts 8-4-2-1 BCD or binary
Y Single down up count control line
Y Count enable control input
Y Ripple clock output for cascading
Y Asynchronously presettable with load control
Y Parallel outputs
Y Cascadable for n-bit applications
Y Average propagation delay 20 ns
Y Typical clock frequency 25 MHz
Y Typical power dissipation 100 mW
Connection Diagram
Dual-In-Line-Package
TL F 6405-1
Order Number DM54LS190J DM54LS191J DM54LS190W
DM54LS191W DM74LS190M DM74LS191M DM74LS190N or DM74LS191N
See NS Package Number
J16A M16A N16A or W16A
C1995 National Semiconductor Corporation TL F 6405
RRD-B30M105 Printed in U S A






DM54LS191 Datasheet, Funktion
Timing Diagrams
LS190 Decade Counters
Typical Load Count and Inhibit Sequences
LS191 Binary Counters
Typical Load Count and Inhibit Sequences
TL F 6405 – 4
TL F 6405 – 5
6

6 Page







SeitenGesamt 8 Seiten
PDF Download[ DM54LS191 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
DM54LS190Synchronous 4-Bit Up/Down CountersNational Semiconductor
National Semiconductor
DM54LS191Synchronous 4-Bit Up/Down CountersNational Semiconductor
National Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche